Data Sheet

# **TABLE OF CONTENTS**

**ADL5357** 

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
5 V Performance	4
3.3 V Performance	4
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
5 V Performance	7

3.3 V remonifice	14
Spur Tables	15
Circuit Description	16
RF Subsystem	16
LO Subsystem	17
Applications Information	18
Basic Connections	18
IF Port	18
Bias Resistor Selection	18
Mixer VGS Control DAC	18
Evaluation Board	20
Outline Dimensions	23
Ordering Guide	23

### **REVISION HISTORY**

2/15—Rev. 0 to Rev. A	
Changes to Table 1	1
Changes to Figure 2	6
Deleted R9 = 1.1 k $\Omega$ , 5 V Performance Section	7
Deleted Figure 41; Renumbered Sequentially	13
Changes to Figure 42	13
Changes to Figure 52	20
Changes to Table 9	21
Updated Outline Dimensions	23
Changes to Ordering Guide	23

7/09—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_{POS} = 5 \text{ V}, I_S = 190 \text{ mA}, T_A = 25 ^{\circ}\text{C}, f_{RF} = 900 \text{ MHz}, f_{LO} = 1103 \text{ MHz}, LO \text{ power} = 0 \text{ dBm}, Z_O = 50 \Omega, unless \text{ otherwise noted}.$ 

Table 2.

Parameter	Conditions	Min	Тур	Max	Unit
RF INPUT INTERFACE					
Return Loss	Tunable to >20 dB over a limited bandwidth		19		dB
Input Impedance			50		Ω
RF Frequency Range		500		1700	MHz
OUTPUT INTERFACE					
Output Impedance	Differential impedance, f = 200 MHz		240  0.4		Ω  pF
IF Frequency Range		30		450	MHz
DC Bias Voltage <sup>1</sup>	Externally generated	3.3	5.0	5.5	V
LO INTERFACE					
LO Power		-6	0	+10	dBm
Return Loss			12		dB
Input Impedance			50		Ω
LO Frequency Range		730		1670	MHz
POWER-DOWN (PWDN) INTERFACE <sup>2</sup>					
PWDN Threshold			1.0		V
Logic 0 Level				0.4	V
Logic 1 Level		1.4			V
PWDN Response Time	Device enabled, IF output to 90% of its final level		160		ns
	Device disabled, supply current < 5 mA		220		ns
PWDN Input Bias Current	Device enabled		0.0		μΑ
	Device disabled		70		μΑ

 $<sup>^1</sup>$  Apply the supply voltage from the external circuit through the choke inductors.  $^2$  The PWDN function is intended for use with  $V_{POS} \! \leq \! 3.6$  V only.

#### **5 V PERFORMANCE**

 $V_{POS} = 5 \text{ V}, I_S = 190 \text{ mA}, T_A = 25 ^{\circ}\text{C}, f_{RF} = 900 \text{ MHz}, f_{LO} = 1103 \text{ MHz}, LO \text{ power} = 0 \text{ dBm}, VGS0 = VGS1 = 0 \text{ V}, and Z_O = 50 \Omega, unless otherwise noted.}$ 

Table 3.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
Power Conversion Gain	Including 4:1 IF port transformer and PCB loss	7	8.6	9.5	dB
Voltage Conversion Gain	$Z_{SOURCE} = 50 \Omega$ , differential $Z_{LOAD} = 200 \Omega$ differential		14.9		dB
SSB Noise Figure			9.1		dB
SSB Noise Figure Under Blocking	5 dBm blocker present $\pm 10$ MHz from wanted RF input, LO source filtered		19.5		dB
Input Third-Order Intercept (IIP3)	$f_{RF1}=899.5~\text{MHz},f_{RF2}=900.5~\text{MHz},f_{LO}=1103~\text{MHz},$ each RF tone at $-10~\text{dBm}$	22	26.6		dBm
Input Second-Order Intercept (IIP2)	$f_{RF1} = 950$ MHz, $f_{RF2} = 900$ MHz, $f_{LO} = 1103$ MHz, each RF tone at $-10$ dBm		62.8		dBm
Input 1 dB Compression Point (IP1dB)			10.2		dBm
LO-to-IF Leakage	Unfiltered IF output		-7		dBm
LO-to-RF Leakage			-46.7		dBm
RF-to-IF Isolation			-35		dBc
IF/2 Spurious	−10 dBm input power		-69.2		dBc
IF/3 Spurious	−10 dBm input power		-83.4		dBc
POWER SUPPLY					
Positive Supply Voltage		4.5	5	5.5	V
Quiescent Current	LO supply, resistor programmable		100		mA
	IF supply, resistor programmable		90		mA
Total Quiescent Current	$V_{POS} = 5 V$		190		mA

#### **3.3 V PERFORMANCE**

 $V_{POS} = 3.3 \text{ V}, I_S = 125 \text{ mA}, T_A = 25 ^{\circ}\text{C}, f_{RF} = 900 \text{ MHz}, f_{LO} = 1103 \text{ MHz}, LO \text{ power} = 0 \text{ dBm}, R9 = 226 \Omega, R14 = 604 \Omega, VGS0 = VGS1 = 0 \text{ V}, and Z_O = 50 \Omega, unless otherwise noted.}$ 

Table 4.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
Power Conversion Gain	Including 4:1 IF port transformer and PCB loss		8.8		dB
Voltage Conversion Gain	$Z_{SOURCE} = 50 \Omega$ , differential $Z_{LOAD} = 200 \Omega$ differential		15.1		dB
SSB Noise Figure			9.0		dB
Input Third-Order Intercept (IIP3)	$f_{RF1} = 899.5 \text{ MHz}, f_{RF2} = 900.5 \text{ MHz}, f_{LO} = 1103 \text{ MHz},$ each RF tone at $-10 \text{ dBm}$				dBm
Input Second-Order Intercept (IIP2)	$f_{RF1} = 950$ MHz, $f_{RF2} = 900$ MHz, $f_{LO} = 1103$ MHz, each RF tone at $-10$ dBm		55.7		dBm
Input 1 dB Compression Point (IP1dB)			7.1		dBm
POWER INTERFACE					
Supply Voltage		3.0	3.3	3.6	V
Quiescent Current	Resistor programmable		125		mA
Power-Down Current	Device disabled		150		μΑ

# **ABSOLUTE MAXIMUM RATINGS**

#### Table 5.

Parameter	Rating
Supply Voltage, V <sub>POS</sub>	5.5 V
RF Input Level	20 dBm
LO Input Level	13 dBm
IFOP, IFON Bias Voltage	6.0 V
VGS0, VGS1, LOSW, PWDN	5.5 V
Internal Power Dissipation	1.2 W
$ heta_{JA}$	25°C/W
Maximum Junction Temperature	150°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature Range (Soldering, 60 sec)	260°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 6. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	VPIF	Positive Supply Voltage for IF Amplifier.
2	RFIN	RF Input. Must be ac-coupled.
3	RFCT	RF Balun Center Tap (AC Ground).
4, 5	COMM	Device Common (DC Ground).
6, 8	VLO3, VLO2	Positive Supply Voltages for LO Amplifier.
7	LGM3	LO Amplifier Bias Control.
9	LOSW	LO Switch. LOI1 selected for 0 V, and LOI2 selected for 3 V.
10	NC	No Connect.
11, 15	LOI1, LOI2	LO Inputs. Must be ac-coupled.
12, 13	VGS0, VGS1	Mixer Gate Bias Controls. 3 V logic. Ground these pins for nominal setting.
14	VPSW	Positive Supply Voltage for LO Switch.
16	LEXT	IF Return. This pin must be grounded.
17	PWDN	Power Down. Connect this pin to ground for normal operation and connect this pin to 3.0 V for disable mode.
18, 19	IFON, IFOP	Differential IF Outputs (Open Collectors). Each requires an external dc bias.
20	IFGM	IF Amplifier Bias Control.
	EPAD (EP)	Exposed pad. Must be soldered to ground.

## TYPICAL PERFORMANCE CHARACTERISTICS

#### **5 V PERFORMANCE**

 $V_{POS} = 5 \text{ V}$ ,  $I_S = 190 \text{ mA}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $f_{RF} = 900 \text{ MHz}$ ,  $f_{LO} = 1103 \text{ MHz}$ , LO power = 0 dBm,  $R14 = 910 \Omega$ , VGS0 = VGS1 = 0 V, and  $Z_O = 50 \Omega$ , unless otherwise noted.




Figure 3. Supply Current vs. RF Frequency




Figure 4. Power Conversion Gain vs. RF Frequency




Figure 5. Input IP3 vs. RF Frequency




Figure 6. Input IP2 vs. RF Frequency




Figure 7. Input P1dB vs. RF Frequency




Figure 8. SSB Noise Figure vs. RF Frequency




Figure 9. Supply Current vs. Temperature




Figure 10. Power Conversion Gain vs. Temperature




Figure 11. Input IP3 vs. Temperature




Figure 12. Input IP2 vs. Temperature




Figure 13. Input P1dB vs. Temperature




Figure 14. SSB Noise Figure vs. Temperature




Figure 15. Supply Current vs. IF Frequency




Figure 16. Power Conversion Gain vs. IF Frequency




Figure 17. Input IP3 vs. IF Frequency




Figure 18. Input IP2 vs. IF Frequency




Figure 19. Input P1dB vs. IF Frequency




Figure 20. SSB Noise Figure vs. IF Frequency




Figure 21. Power Conversion Gain vs. LO Power




Figure 22. Input IP3 vs. LO Power




Figure 23. Input IP2 vs. LO Power




Figure 24. Input P1dB vs. LO Power




Figure 25. IF/2 Spurious vs. RF Frequency




Figure 26. IF/3 Spurious vs. RF Frequency




Figure 27. Power Conversion Gain Distribution




Figure 28. Input IP3 Distribution




Figure 29. Input P1dB Distribution




Figure 30. IF Port Return Loss




Figure 31. RF Port Return Loss, Fixed IF




Figure 32. LO Return Loss, Selected and Unselected




Figure 33. LO Switch Isolation vs. LO Frequency




Figure 34. RF-to-IF Isolation vs. RF Frequency




Figure 35. LO-to-IF Leakage vs. LO Frequency




Figure 36. LO-to-RF Leakage vs. LO Frequency




Figure 37. 2LO Leakage vs. LO Frequency




Figure 38. 3LO Leakage vs. LO Frequency




Figure 39. Power Conversion Gain and SSB Noise Figure vs. RF Frequency




Figure 40. Input P1dB and Input IP3 vs. RF Frequency




Figure 41. SSB Noise Figure vs. 10 MHz Offset Blocker Level




Figure 42. IF Supply Current vs. IF Bias Resistor Value




Figure 43. Power Conversion Gain, SSB Noise Figure, and Input IP3 vs. IF Bias Resistor Value

#### **3.3 V PERFORMANCE**

 $V_{POS} = 3.3 \text{ V}$ ,  $I_S = 125 \text{ mA}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $f_{RF} = 900 \text{ MHz}$ ,  $f_{LO} = 1103 \text{ MHz}$ , LO power = 0 dBm,  $R9 = 226 \Omega$ ,  $R14 = 604 \Omega$ , VGS0 = VGS1 = 0 V, and  $Z_O = 50 \Omega$ , unless otherwise noted.




Figure 44. Supply Current vs. RF Frequency at 3.3 V




Figure 45. Power Conversion Gain vs. RF Frequency at 3.3 V




Figure 46. Input IP3 vs. RF Frequency at 3.3 V




Figure 47. Input IP2 vs. RF Frequency at 3.3 V




Figure 48. Input P1dB vs. RF Frequency at 3.3 V




Figure 49. SSB Noise Figure vs. RF Frequency at 3.3 V

#### **SPUR TABLES**

All spur tables are  $(N \times f_{RF}) - (M \times f_{LO})$  and were measured using the standard evaluation board. Mixer spurious products are measured in dBc from the IF output power level. Data was only measured for frequencies less than 6 GHz. Typical noise floor of the measurement system = -100 dBm.

#### **5 V Performance**

 $V_{POS} = 5$  V,  $I_S = 190$  mA,  $T_A = 25$ °C,  $f_{RF} = 900$  MHz,  $f_{LO} = 1103$  MHz, LO power = 0 dBm, VGS0 = VGS1 = 0 V, and  $Z_O = 50$   $\Omega$ , unless otherwise noted.

Table 7.

		M														
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	0		-4.8	-15.8	-33.5	-38.6	-55.7									
	1	-41.3	0.0	-47.1	-37.9	-57.9	-57.3	-74.9								
	2	-87.1	-65.5	-73.4	-78.8	-87.3	-93.1	-92.1	<-100							
	3	<-100	<-100	<-100	-94.0	<-100	<-100	<-100	<-100							
	4	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100						
	5	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100					
	6	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100				
N	7		<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100			
IN	8			<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100			
	9			<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100		
	10				<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	
	11					<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100
	12						<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100
	13							<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100
	14							<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100
	15								<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100

#### 3.3 V Performance

 $V_{POS} = 3.3 \text{ V}, I_S = 125 \text{ mA}, T_A = 25 ^{\circ}\text{C}, f_{RF} = 900 \text{ MHz}, f_{LO} = 1103 \text{ MHz}, LO \text{ power} = 0 \text{ dBm}, R9 = 226 \Omega, R14 = 604 \Omega, VGS0 = VGS1 = 0 \text{ V}, and Z_O = 50 \Omega, unless otherwise noted.}$ 

Table 8.

		M														
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	0		-9.9	-20.0	-43.5	-40.8	-62.2									
	1	-50.8	0.0	-50.1	-37.1	-53.5	-56.0	-72.8								
	2	-75.0	-59.1	-69.6	-71.4	-81.6	-90.7	-86.7	<-100							
	3	<-100	-93.8	<-100	-82.0	-99.8	<-100	<-100	<-100							
	4	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100						
	5	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100					
	6	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100				
N	7		<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100			
IN	8			<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100			
	9			<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100		
	10				<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	
	11					<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100
	12						<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100
	13							<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100
	14							<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100
	15								<-100	<-100	<-100	<-100	<-100	<-100	<-100	<-100

### CIRCUIT DESCRIPTION

The ADL5357 consists of two primary components: the radio frequency (RF) subsystem and the local oscillator (LO) subsystem. The combination of design, process, and packaging technology allows the functions of these subsystems to be integrated into a single die, using mature packaging and interconnection technologies to provide a high performance, low cost design with excellent electrical, mechanical, and thermal properties. In addition, the need for external components is minimized, optimizing cost and size.

The RF subsystem consists of an integrated, low loss RF balun, passive MOSFET mixer, sum termination network, and IF amplifier.

The LO subsystem consists of an SPDT-terminated FET switch and a three-stage limiting LO amplifier. The purpose of the LO subsystem is to provide a large, fixed amplitude, balanced signal to drive the mixer independent of the level of the LO input.

A block diagram of the device is shown in Figure 50.




Figure 50. Simplified Schematic

#### **RF SUBSYSTEM**

The single-ended, 50  $\Omega$  RF input is internally transformed to a balanced signal using a low loss (<1 dB) unbalanced-to-balanced (balun) transformer. This transformer is made possible by an extremely low loss metal stack, which provides both excellent balance and dc isolation for the RF port. Although the port can be dc connected, it is recommended that a blocking capacitor be used to avoid running excessive dc current through the part. The RF balun can easily support an RF input frequency range of 500 MHz to 1700 MHz.

The resulting balanced RF signal is applied to a passive mixer that commutates the RF input with the output of the LO subsystem. The passive mixer is essentially a balanced, low loss switch that adds minimum noise to the frequency translation. The only noise contribution from the mixer is due to the resistive loss of the switches, which is in the order of a few ohms.

Because the mixer is inherently broadband and bidirectional, it is necessary to properly terminate all the idler ( $M \times N$  product) frequencies generated by the mixing process. Terminating the mixer avoids the generation of unwanted intermodulation products and reduces the level of unwanted signals at the input of the IF amplifier, where high peak signal levels can compromise the compression and intermodulation performance of the system. This termination is accomplished by the addition of a sum network between the IF amplifier and the mixer and also in the feedback elements in the IF amplifier.

The IF amplifier is a balanced feedback design that simultaneously provides the desired gain, noise figure, and input impedance that are required to achieve the overall performance. The balanced open-collector output of the IF amplifier, with impedance modified by the feedback within the amplifier, permits the output to be connected directly to a high impedance filter, differential amplifier, or an analog-to-digital input while providing optimum second-order intermodulation suppression. The differential output impedance of the IF amplifier is approximately 200  $\Omega$ . If operation in a 50  $\Omega$  system is desired, the output can be transformed to 50  $\Omega$  by using a 4:1 transformer.

The intermodulation performance of the design is generally limited by the IF amplifier. The IP3 performance can be optimized by adjusting the IF current with an external resistor. Figure 42 and Figure 43 illustrate how various IF and LO bias resistors affect the performance with a 5 V supply. Additionally, dc current can be saved by increasing either or both resistors. It is permissible to reduce the dc supply voltage to as low as 3.3 V, further reducing the dissipated power of the part. (Note that no performance enhancement is obtained by reducing the value of these resistors, and excessive dc power dissipation may result.)

#### **LO SUBSYSTEM**

The LO amplifier is designed to provide a large signal level to the mixer to obtain optimum intermodulation performance. The resulting amplifier provides extremely high performance centered on an operating frequency of 1100 MHz. The best operation is achieved with either high-side LO injection for RF signals in the 500 MHz to 1200 MHz range or high-side injection for RF signals in the 900 MHz to 1700 MHz range. Operation outside these ranges is permissible, and conversion gain is extremely wideband, easily spanning 500 MHz to 1700 MHz, but intermodulation is optimal over the aforementioned ranges.

The ADL5357 has two LO inputs permitting multiple synthesizers to be rapidly switched with extremely short switching times (<40 ns) for frequency agile applications. The two inputs are applied to a high isolation SPDT switch that provides a constant input impedance, regardless of whether the port is selected, to avoid pulling the LO sources. This multiple section switch also ensures high isolation to the off input, minimizing any leakage from the unwanted LO input that may result in undesired IF responses.

The single-ended LO input is converted to a fixed amplitude differential signal using a multistage, limiting LO amplifier. This results in consistent performance over a range of LO input power. Optimum performance is achieved from -6 dBm to +10 dBm, but the circuit continues to function at considerably lower levels of LO input power.

The performance of this amplifier is critical in achieving a high intercept passive mixer without degrading the noise floor of the system. This is a critical requirement in an interferer rich environment, such as cellular infrastructure, where blocking interferers can limit mixer performance. The bandwidth of the intermodulation performance is somewhat influenced by the current in the LO amplifier chain. For dc current sensitive applications, it is permissible to reduce the current in the LO amplifier by raising the value of the external bias control resistor. For dc current critical applications, the LO chain can operate with a supply voltage as low as 3.3 V, resulting in substantial dc power savings.

In addition, when operating with supply voltages below 3.6 V, the ADL5357 has a power-down mode that permits the dc current to drop to  $<\!200~\mu A.$ 

All of the logic inputs are designed to work with any logic family that provides a Logic 0 input level of less than 0.4 V and a Logic 1 input level that exceeds 1.4 V. All logic inputs are high impedance up to Logic 1 levels of 3.3 V. At levels exceeding 3.3 V, protection circuitry permits operation up to 5.5 V, although a small bias current is drawn.

All pins, including the RF pins, are ESD protected and have been tested up to a level of 1500 V HBM and 500 V CDM.

## APPLICATIONS INFORMATION

#### **BASIC CONNECTIONS**

The ADL5357 mixer is designed to downconvert radio frequencies (RF) primarily between 500 MHz and 1700 MHz to lower intermediate frequencies (IF) between 30 MHz and 450 MHz. Figure 51 depicts the basic connections of the mixer. It is recommended to ac couple RF and LO input ports to prevent non-zero dc voltages from damaging the RF balun or LO input circuit. The RFIN capacitor value of 8 pF is recommended to provide the optimized RF input return loss for the desired frequency band.

#### **IF PORT**

The mixer differential IF interface requires pull-up choke inductors to bias the open-collector outputs and to set the output match. The shunting impedance of the choke inductors used to couple dc current into the IF amplifier should be selected to provide the desired output return loss.

The real part of the output impedance is approximately 200  $\Omega$ , as seen in Figure 30, which matches many commonly used SAW filters without the need for a transformer. This results in a voltage conversion gain that is approximately 6 dB higher than the power conversion gain, as shown in Table 3. When a 50  $\Omega$  output impedance is needed, use a 4:1 impedance transformer, as shown in Figure 51.

#### **BIAS RESISTOR SELECTION**

Two external resistors,  $R_{BIAS\,IF}$  and  $R_{BIAS\,IO}$ , are used to adjust the bias current of the integrated amplifiers at the IF and LO terminals. It is necessary to have a sufficient amount of current to bias both the internal IF and LO amplifiers to optimize dc current vs. optimum IIP3 performance. Figure 42 and Figure 43 provide the reference for the bias resistor selection when lower power consumption is considered at the expense of conversion gain and IP3 performance.

#### MIXER VGS CONTROL DAC

The ADL5357 features two logic control pins, VGS0 (Pin 12) and VGS1 (Pin 13), that allow programmability for internal gate-to-source voltages for optimizing mixer performance over desired frequency bands. The evaluation board defaults both VGS0 and VGS1 to ground. Power conversion gain, IIP3, NF, and IP1dB can be optimized, as is shown in Figure 39 and Figure 40.




Figure 51. Typical Application Circuit

# **EVALUATION BOARD**

An evaluation board is available for the family of double balanced mixers. The standard evaluation board schematic is shown in Figure 52. The evaluation board is fabricated using Rogers\* RO3003 material. Table 9 describes the various configuration options of the evaluation board. The evaluation board layout is shown in Figure 53 to Figure 56.




Figure 52. Evaluation Board Schematic

**Table 9. Evaluation Board Configuration** 

Components	Description	Default Conditions
C2, C6, C8, C18, C19, C20, C21	Power Supply Decoupling. Nominal supply decoupling consists of a 10 $\mu$ F capacitor to ground in parallel with a 10 pF capacitor to ground positioned as close to the device as possible.	C2 = 10 μF (size 0603), C6, C8, C20, C21 = 10 pF (size 0402), C18, C19 = 100 pF (size 0402)
C1, C4, C5	RF Input Interface. The input channels are ac-coupled through C1. C4 and C5 provide bypassing for the center taps of the RF input baluns.	C1 = 8 pF (size 0402), C4 = 10 pF (size 0402), C5 = 0.01 μF (size 0402)
T1, C17, L4, L5, R1, R24, R25	IF Output Interface. The open-collector IF output interfaces are biased through pull-up choke inductors L4 and L5. T1 is a 4:1 impedance transformer used to provide a single-ended IF output interface, with C17 providing center-tap bypassing. Remove R1 for balanced output operation.	T1 = TC4-1W+ (Mini-Circuits), C17 = 150 pF (size 0402), L4, L5 = 470 nH (size 1008), R1, R24, R25 = 0 $\Omega$ (size 0402)
C10, C12, R4	LO Interface. C10 and C12 provide ac coupling for the LO1_IN and LO2_IN local oscillator inputs. LOSEL selects the appropriate LO input for both mixer cores. R4 provides a pull-down to ensure that LO1_IN is enabled when the LOSEL test point is logic low. LO2_IN is enabled when LOSEL is pulled to logic high.	C10, C12 = 22 pF (size 0402), R4 = 10 kΩ (size 0402)
R21	PWDN Interface. R21 pulls the PWDN logic low and enables the device. The PWR_UP test point allows the PWDN interface to be exercised using the external logic generator. Grounding the PWDN pin for nominal operation is allowed. Using the PWDN pin when supply voltages exceed 3.3 V is not allowed.	R21 = 10 kΩ (size 0402)
C22, L3, R9, R14, R22, R23, VGS0, VGS1	Bias Control. R22 and R23 form a voltage divider to provide 3 V for logic control, bypassed to ground through C22. VGS0 and VGS1 jumpers provide programmability at the VGS0 and VGS1 pins. It is recommended to pull these two pins to ground for nominal operation. R9 sets the bias point for the internal LO buffers. R14 sets the bias point for the internal IF amplifier.	C22 = 1 nF (size 0402), L3 = 0 Ω (size 0603), R9 = 1.7 kΩ (size 0402), R14 = 910 Ω (size 0402), R22 = 10 kΩ (size 0402), R23 = 15 kΩ (size 0402), VGS0 = VGS1 = 3-pin shunt




Figure 53. Evaluation Board Top Layer




Figure 54. Evaluation Board Ground Plane, Internal Layer 1




Figure 55. Evaluation Board Power Plane, Internal Layer 2




Figure 56. Evaluation Board Bottom Layer

# **OUTLINE DIMENSIONS**




Figure 57. 20-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 5 mm × 5 mm Body, Very Very Thin Quad (CP-20-9) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Ordering Quantity
ADL5357ACPZ-R7	−40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-9	1500, 7"Tape and Reel
ADL5357-EVALZ		Evaluation Board		1

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

