ADG1636* Product Page Quick Links

Last Content Update: 11/01/2016

Comparable Parts <a> □

View a parametric search of comparable parts

Evaluation Kits

 Evaluation Board for 16 lead TSSOP Devices in the Switch/ Mux Portfolio

Documentation <a>□

Data Sheet

 ADG1636: 1 Ω Typical On Resistance, ±5 V, +12 V, +5 V, and +3.3 V Dual SPDT Switches Data Sheet

User Guides

 UG-945: Evaluation Board for 16-Lead TSSOP Devices in the Switches and Multiplexers Portfolio

Reference Designs 🖳

• CN0125

Reference Materials

Informational

• iCMOS Technology Enabling the +/-10V World

Product Selection Guide

· Switches and Multiplexers Product Selection Guide

Design Resources

- · ADG1636 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

Discussions 4

View all ADG1636 EngineerZone Discussions

Visit the product page to see pricing options

Technical Support <a> □

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

| Features | J |
|---------------------------|---|
| Applications | |
| | |
| General Description | 1 |
| Functional Block Diagrams |] |
| Product Highlights | 1 |
| Revision History | 2 |
| Specifications | 3 |
| ±5 V Dual Supply | 3 |
| 12 V Single Supply | 4 |
| 5 V Single Supply | 5 |
| 2 | |

| 3.3 V Single Supply |
|--|
| Continuous Current per Channel, S or D |
| Absolute Maximum Ratings |
| ESD Caution |
| Pin Configurations and Function Descriptions |
| Typical Performance Characteristics |
| Test Circuits |
| Terminology1 |
| Outline Dimensions |
| Ordering Guide |

REVISION HISTORY

| 3/16—Rev. A to Rev. B | |
|--|------------|
| Changed CP-16-13 to CP-16-26 | Throughout |
| Changes to Figure 3, Figure 4, and Table 7 | 9 |
| Updated Outline Dimensions | 16 |
| Changes to Ordering Guide | 16 |
| 9/09—Rev. 0 to Rev. A | |
| Changes to Table 4 | 6 |

1/09—Revision 0: Initial Version

SPECIFICATIONS

±5 V DUAL SUPPLY

 V_{DD} = +5 V \pm 10%, V_{SS} = -5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

| Parameter | 25°C | –40°C to +85°C | –40°C to +125°C | Unit | Test Conditions/Comments |
|--|-------|-------------------|------------------------------------|---------------------|---|
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | | V_{DD} to V_{SS} | V | |
| On Resistance (R _{ON}) | 1 | | | Ωtyp | $V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA; see Figure 23}$ |
| | 1.2 | 1.4 | 1.6 | Ω max | $V_{DD} = \pm 4.5 \text{ V}, V_{SS} = \pm 4.5 \text{ V}$ |
| On Resistance Match Between Channels (ΔR _{ON}) | 0.04 | | | Ωtyp | $V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$ |
| | 0.08 | 0.09 | 0.1 | Ω max | |
| On Resistance Flatness (R _{FLAT(ON)}) | 0.2 | | | Ωtyp | $V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$ |
| | 0.25 | 0.29 | 0.34 | Ω max | |
| LEAKAGE CURRENTS | | | | | $V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$ |
| Source Off Leakage, Is (Off) | ±0.1 | | | nA typ | $V_{S} = \pm 4.5 \text{ V}, V_{D} = \mp 4.5 \text{ V}; \text{ see Figure 24}$ |
| - | ±0.25 | ±1 | ±4 | nA max | |
| Drain Off Leakage, I _D (Off) | ±0.1 | | | nA typ | $V_S = \pm 4.5 \text{V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 24}$ |
| | ±0.25 | ±2 | ±10 | nA max | , , , , , , , , , , , , , , , , , , , |
| Channel On Leakage, ID, IS (On) | ±0.3 | | | nA typ | $V_S = V_D = \pm 4.5 \text{ V}$; see Figure 25 |
| 3 , , | ±0.6 | ±2 | ±12 | nA max | 3 |
| DIGITAL INPUTS | | | | | |
| Input High Voltage, V _{INH} | | | 2.0 | V min | |
| Input Low Voltage, V _{INL} | | | 0.8 | V max | |
| Input Current, I _{INL} or I _{INH} | 0.005 | | | μA typ | $V_{IN} = V_{GND}$ or V_{DD} |
| , | | | ±0.1 | μA max | G.ID - BB |
| Digital Input Capacitance, C _{IN} | 5 | | | pF typ | |
| DYNAMIC CHARACTERISTICS ¹ | | | | , ,, | |
| Transition Time, transition | 130 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | 209 | 245 | 273 | ns max | $V_S = 2.5 \text{ V}$; see Figure 30 |
| ton (EN) | 119 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | 148 | 166 | 176 | ns max | $V_S = 2.5 \text{ V}$; see Figure 30 |
| toff (EN) | 182 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | 228 | 259 | 281 | ns max | V _s = 2.5 V; see Figure 30 |
| Break-Before-Make Time Delay, t _D | 30 | | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| • | | | 17 | ns min | $V_{S1} = V_{S2} = 2.5 \text{ V}$; see Figure 31 |
| Charge Injection | 130 | | | pC typ | $V_s = 0 \text{ V}$, $R_s = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 32 |
| Off Isolation | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 20 |
| Channel-to-Channel Crosstalk | 90 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 28 |
| Total Harmonic Distortion + Noise (THD + N) | 0.007 | | | % typ | R_L = 110 Ω, 5 V p-p, f = 20 Hz to 20 kHz; see Figure 29 |
| –3 dB Bandwidth | 25 | | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27 |
| C _s (Off) | 68 | | | pF typ | V _S = 0 V, f = 1 MHz |
| C _D (Off) | 127 | | | pF typ | $V_S = 0 \text{ V, } f = 1 \text{ MHz}$ |
| C_D , C_S (On) | 220 | | | pF typ | $V_S = 0 V, f = 1 MHz$ |
| POWER REQUIREMENTS | | | | | $V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$ |
| IDD | 0.001 | | 1.0 | μA typ | Digital inputs = 0 V or V _{DD} |
| V_{DD}/V_{SS} | | | 1.0 ±3.3/±8 | μA max V min/max | |

 $^{^{\}rm 1}$ Guaranteed by design, not subject to production test.

12 V SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

| Parameter | 25°C | −40°C to +85°C | –40°C to +125°C | Unit | Test Conditions/Comments |
|---|-------|-------------------|--------------------|-----------|---|
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | | $0V$ to V_{DD} | V | |
| On Resistance (R _{ON}) | 0.95 | | | Ωtyp | $V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}; \text{ see Figure } 23$ |
| | 1.1 | 1.25 | 1.45 | Ω max | $V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$ |
| On Resistance Match Between Channels (ΔR _{ON}) | 0.03 | | | Ωtyp | $V_S = 10 \text{ V, } I_S = -10 \text{ mA}$ |
| | 0.06 | 0.07 | 0.08 | Ω max | |
| On Resistance Flatness (R _{FLAT(ON)}) | 0.2 | | | Ωtyp | $V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$ |
| | 0.23 | 0.27 | 0.32 | Ω max | |
| LEAKAGE CURRENTS | | | | | $V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$ |
| Source Off Leakage, Is (Off) | ±0.1 | | | nA typ | $V_S = 1 \text{ V}/10 \text{ V}, V_S = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$ |
| 55a.65 5.1 <u>15a.a.g</u> 5, 13 (5.1.) | ±0.25 | ±1 | ±4 | nA max | 13 . 1, 10 1, 13 . 10 1, 1 1, 3000 . Iguile 2 . |
| Drain Off Leakage, I _D (Off) | ±0.1 | <u>-</u> . | | nA typ | $V_s = 1 \text{ V}/10 \text{ V}, V_s = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$ |
| Drain on Leakage, ib (on) | ±0.25 | ±2 | ±10 | nA max | v ₃ =1 v ₇ 10 v ₇ v ₃ =10 v ₇ 1 v ₇ see 11gale 21 |
| Channel On Leakage, ID, IS (On) | ±0.23 | <u> </u> | ±10 | nA typ | $V_S = V_D = 1 \text{ V or } 10 \text{ V}$; see Figure 25 |
| Charmer on Leakage, 15, 15 (On) | ±0.5 | ±2 | ±12 | nA max | v3 = vb = 1 v or 10 v, see rigure 25 |
| DIGITAL INPUTS | ±0.0 | <u> </u> | ±12 | TIATTIAX | |
| Input High Voltage, V _{INH} | | | 2.0 | V min | |
| Input Low Voltage, V _{INL} | | | 0.8 | V max | |
| | 0.001 | | 0.8 | | $V_{IN} = V_{GND} \text{ or } V_{DD}$ |
| Input Current, I _{INL} or I _{INH} | 0.001 | | ±0.1 | μA typ | VIN = VGND OI VDD |
| Digital Inquit Conscitones C | _ | | ±0.1 | μA max | |
| Digital Input Capacitance, C _{IN} DYNAMIC CHARACTERISTICS ¹ | 5 | | | pF typ | |
| | 100 | | | | D 200 0 C 25 5 |
| Transition Time, trransition | 100 | 102 | 206 | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| (FAI) | 153 | 183 | 206 | ns max | $V_S = 8 \text{ V}$; see Figure 30 |
| ton (EN) | 80 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| (| 95 | 103 | 110 | ns max | $V_s = 8 \text{ V}$; see Figure 30 |
| t _{OFF} (EN) | 133 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | 161 | 187 | 210 | ns max | $V_s = 8 \text{ V}$; see Figure 30 |
| Break-Before-Make Time Delay, t _D | 25 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | | | 17 | ns min | $V_{S1} = V_{S2} = 8 \text{ V}$; see Figure 31 |
| Charge Injection | 150 | | | pC typ | $V_S = 6 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 32 |
| Off Isolation | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 26 |
| Channel-to-Channel Crosstalk | 90 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 28 |
| Total Harmonic Distortion + Noise (THD + N) | 0.013 | | | % typ | $R_L = 110 \Omega$, 5 V p-p, f = 20 Hz to 20 kHz; see Figure 29 |
| −3 dB Bandwidth | 27 | | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27 |
| C _s (Off) | 65 | | | pF typ | $V_s = 6 V, f = 1 MHz$ |
| C _D (Off) | 120 | | | pF typ | $V_S = 6 V, f = 1 MHz$ |
| C_D , C_S (On) | 216 | | | pF typ | $V_S = 6 V, f = 1 MHz$ |
| POWER REQUIREMENTS | | | | | $V_{DD} = 12 \text{ V}$ |
| l _{DD} | 0.001 | | | μA typ | Digital inputs = 0 V or V _{DD} |
| | | | 1 | μA max | |
| I_{DD} | 230 | | | μA typ | Digital inputs = 5 V |
| | | | 360 | μA max | |
| V_{DD} | | | 3.3/16 | V min/max | |

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

5 V SINGLE SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

| Parameter | 25°C | –40°C to +85°C | –40°C to 125°C | Unit | Test Conditions/Comments |
|---|-------|-------------------|-------------------|------------------|---|
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | | $0V$ to V_{DD} | V | |
| On Resistance (R _{ON}) | 1.7 | | | Ω typ | $V_s = 0 \text{ V to } 4.5 \text{ V, } I_s = -10 \text{ mA; see Figure 23}$ |
| | 2.15 | 2.4 | 2.7 | Ω max | $V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$ |
| On Resistance Match Between Channels (ΔR _{ON}) | 0.05 | | | Ωtyp | $V_s = 0 \text{ V to } 4.5 \text{ V, } I_s = -10 \text{ mA}$ |
| | 0.09 | 0.12 | 0.15 | Ω max | |
| On Resistance Flatness (R _{FLAT(ON)}) | 0.4 | | | Ωtyp | $V_s = 0 \text{ V to } 4.5 \text{ V, } I_s = -10 \text{ mA}$ |
| | 0.53 | 0.55 | 0.6 | Ω max | |
| LEAKAGE CURRENTS | | | | | $V_{DD} = 5.5 \text{ V}, V_{SS} = 0 \text{ V}$ |
| Source Off Leakage, Is (Off) | ±0.05 | | | nA typ | $V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}; \text{ see Figure 24}$ |
| | ±0.25 | ±1 | ±4 | nA max | |
| Drain Off Leakage, I _D (Off) | ±0.05 | | | nA typ | $V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}; \text{ see Figure 24}$ |
| 2.a 3 25aa.g., 15 (3) | ±0.25 | ±2 | ±10 | nA max | |
| Channel On Leakage, ID, Is (On) | ±0.1 | | | nA typ | $V_S = V_D = 1 \text{ V or } 4.5 \text{ V; see Figure } 25$ |
| Charmer on Ecanage, 15, 13 (OH) | ±0.6 | ±2 | ±12 | nA max | v ₃ = v _b = 1 v or 1.5 v, see rigure 25 |
| DIGITAL INPUTS | ±0.0 | <u> </u> | <u> </u> | TITCHIGA | |
| Input High Voltage, V _{INH} | | | 2.0 | V min | |
| Input Low Voltage, V _{INL} | | | 0.8 | V max | |
| Input Current, lint or linh | 0.001 | | 0.0 | μA typ | $V_{\text{IN}} = V_{\text{GND}} \text{ or } V_{\text{DD}}$ |
| Input current, INL of INH | 0.001 | | ±0.1 | μΑ τyp μΑ max | VIN — VGND OI VDD |
| Digital Input Canacitance Co. | 5 | | ±0.1 | μΑ max pF typ | |
| Digital Input Capacitance, C _{IN} DYNAMIC CHARACTERISTICS ¹ | 3 | | | ргтур | |
| | 160 | | | ns tun | D - 300 O C - 35 pF |
| Transition Time, transition | 271 | 319 | 355 | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ $V_S = 2.5 V$; see Figure 30 |
| 4 (FNI) | | 319 | 333 | ns max | _ |
| t _{on} (EN) | 132 | 105 | 201 | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| + (FNI) | 172 | 185 | 201 | ns max | $V_{S} = 2.5 \text{ V}$; see Figure 30 |
| t _{OFF} (EN) | 210 | 212 | 245 | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| | 268 | 313 | 345 | ns max | $V_S = 2.5 \text{ V}$; see Figure 30 |
| Break-Before-Make Time Delay, t _D | 30 | | 17 | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | 70 | | 17 | ns min | $V_{51} = V_{52} = 2.5 \text{ V}$; see Figure 31 |
| Charge Injection | 70 | | | pC typ | $V_S = 2.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see Figure 32}$ |
| Off Isolation | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 26 |
| Channel-to-Channel Crosstalk | 90 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 28 |
| Total Harmonic Distortion + Noise (THD + N) | 0.09 | | | % typ | $R_L = 110 \Omega$, $f = 20 Hz$ to $20 kHz$, $V_S = 3.5 V$ p- $V_S = 110 \Omega$, $V_S = 110 \Omega$ |
| –3 dB Bandwidth | 26 | | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27 |
| C _s (Off) | 76 | | | pF typ | $V_S = 2.5 \text{ V, } f = 1 \text{ MHz}$ |
| C_D (Off) | 145 | | | pF typ | $V_S = 2.5 \text{ V, } f = 1 \text{ MHz}$ |
| C_D , C_S (On) | 237 | | | pF typ | $V_S = 2.5 \text{ V, } f = 1 \text{ MHz}$ |
| POWER REQUIREMENTS | | | | | $V_{DD} = 5.5 \text{ V}$ |
| l _{DD} | 0.001 | | | μA typ | Digital inputs = 0 V or V_{DD} |
| | | 1.0 | 1.0 | μA max | 5 |
| | l | | | | I . |

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

3.3 V SINGLE SUPPLY

 V_{DD} = 3.3 V, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

| 14010-11 | | −40°C to | −40°C to | | |
|--|-------|----------|-----------------|-----------|--|
| Parameter | 25°C | +85°C | +125°C | Unit | Test Conditions/Comments |
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | | $0 V to V_{DD}$ | V | |
| On Resistance (R _{ON}) | 3.2 | 3.4 | 3.6 | Ω typ | $V_S = 0 \text{ V to } V_{DD}$, $I_S = -10 \text{ mA}$; see Figure 23 |
| | | | | | $V_{DD} = 3.3 \text{ V}, V_{SS} = 0 \text{ V}$ |
| On Resistance Match Between Channels (ΔR _{ON}) | 0.06 | 0.07 | 0.08 | Ωtyp | $V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$ |
| On Resistance Flatness (R _{FLAT(ON)}) | 1.2 | 1.3 | 1.4 | Ωtyp | $V_S = 0 \text{ V to } V_{DD}$, $I_S = -10 \text{ mA}$ |
| LEAKAGE CURRENTS | | | | | $V_{DD} = 3.6 \text{ V}, V_{SS} = 0 \text{ V}$ |
| Source Off Leakage, Is (Off) | ±0.02 | | | nA typ | $V_S = 0.6 \text{ V/3 V}, V_D = 3 \text{ V/0.6 V}; \text{ see Figure 24}$ |
| | ±0.25 | ±1 | ±4 | nA max | |
| Drain Off Leakage, I _D (Off) | ±0.02 | | | nA typ | $V_S = 0.6 \text{ V/3 V}, V_D = 3 \text{ V/0.6 V}; \text{ see Figure 24}$ |
| | ±0.25 | ±2 | ±10 | nA max | |
| Channel On Leakage, ID, Is (On) | ±0.05 | | | nA typ | $V_S = V_D = 0.6 \text{ V or 3 V; see Figure 25}$ |
| | ±0.6 | ±2 | ±12 | nA max | |
| DIGITAL INPUTS | | | | | |
| Input High Voltage, V _{INH} | | | 2.0 | V min | |
| Input Low Voltage, V _{INL} | | | 0.8 | V max | |
| Input Current, I _{INL} or I _{INH} | 0.001 | | | μA typ | $V_{IN} = V_{GND}$ or V_{DD} |
| | | | ±0.1 | μA max | |
| Digital Input Capacitance, C _{IN} | 5 | | | pF typ | |
| DYNAMIC CHARACTERISTICS ¹ | | | | | |
| Transition Time, ttransition | 275 | | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| | 449 | 506 | 550 | ns max | V _s = 1.5 V; see Figure 30 |
| ton (EN) | 225 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | 306 | 327 | 338 | ns max | V _s = 1.5 V; see Figure 30 |
| toff (EN) | 340 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| , | 454 | 512 | 553 | ns max | V _s = 1.5 V; see Figure 30 |
| Break-Before-Make Time Delay, t _D | 50 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| ,, -s | | | 28 | ns min | $V_{S1} = V_{S2} = 1.5 \text{ V}$; see Figure 31 |
| Charge Injection | 50 | | | pC typ | $V_S = 1.5 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 32 |
| Off Isolation | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 26 |
| Channel-to-Channel Crosstalk | 90 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 28 |
| Total Harmonic Distortion + Noise (THD + N) | 0.19 | | | % typ | $R_L = 33 \Omega$, $f = 20 Hz$ to $20 kHz$, $V_S = 2 V p-p$; see Figure 29 |
| –3 dB Bandwidth | 26 | | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27 |
| C _s (Off) | 80 | | | pF typ | $V_S = 1.5 \text{ V, } f = 1 \text{ MHz}$ |
| C _D (Off) | 153 | | | pF typ | $V_S = 1.5 \text{ V}, f = 1 \text{ MHz}$ |
| C _D , C _S (On) | 243 | | | pF typ | $V_S = 1.5 \text{ V, } f = 1 \text{ MHz}$ |
| POWER REQUIREMENTS | | | | r 9F | V _{DD} = 3.6 V |
| I _{DD} | 0.001 | | | μA typ | Digital inputs = 0 V or V _{DD} |
| -55 | 5.501 | 1.0 | 1.0 | μA max | 3 |
| V_{DD} | | | 3.3/16 | V min/max | |
| • 00 | | | 3.3, 10 | ·/ | |

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, S OR D

Table 5.

| Parameter | 25°C | 85°C | 125°C | Unit |
|---|------|------|-------|------------|
| CONTINUOUS CURRENT, S OR D | | | | |
| $V_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V}$ | | | | |
| TSSOP ($\theta_{JA} = 150.4$ °C/W) | 238 | 151 | 88 | mA maximum |
| LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W) | 385 | 220 | 105 | mA maximum |
| $V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$ | | | | |
| TSSOP ($\theta_{JA} = 150.4$ °C/W) | 280 | 175 | 98 | mA maximum |
| LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W) | 469 | 259 | 119 | mA maximum |
| $V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}$ | | | | |
| TSSOP ($\theta_{JA} = 150.4$ °C/W) | 189 | 126 | 77 | mA maximum |
| LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W) | 301 | 182 | 98 | mA maximum |
| $V_{DD} = 3.3 \text{ V, } V_{SS} = 0 \text{ V}$ | | | | |
| TSSOP ($\theta_{JA} = 150.4$ °C/W) | 189 | 130 | 84 | mA maximum |
| LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W) | 305 | 189 | 105 | mA maximum |

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 6.

| 1 11010 01 | |
|---|---|
| Parameter | Rating |
| V _{DD} to V _{SS} | 18 V |
| V _{DD} to GND | −0.3 V to +18 V |
| V _{ss} to GND | +0.3 V to −18 V |
| Analog Inputs ¹ | V_{SS} – 0.3 V to V_{DD} + 0.3 V or 30 mA, whichever occurs first |
| Digital Inputs ¹ | GND $- 0.3 \text{ V}$ to $\text{V}_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first |
| Peak Current, S or D | 850 mA (pulsed at 1 ms, 10% duty cycle maximum) |
| Continuous Current, S or D ² | Data + 15% |
| Operating Temperature Range | |
| Industrial (Y Version) | −40°C to +125°C |
| Storage Temperature Range | −65°C to +150°C |
| Junction Temperature | 150°C |
| θ_{JA} Thermal Impedance | |
| 16-Lead TSSOP (2-Layer Board) | 150.4°C/W |
| 16-Lead LFCSP (4-Layer Board) | 48.7°C/W |
| Reflow Soldering Peak Temperature, Pb free | 260°C |

 $^{^{\}rm 1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² See Table 5.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. 16-Lead TSSOP Pin Configuration




Figure 4. 16-Lead LFCSP Pin Configuration

Table 7. Pin Function Descriptions

| Pin No. TSSOP LFCSP Mnemon | | Pin No. | | | |
|-----------------------------|--------------|----------|---|--|--|
| | | Mnemonic | Description | | |
| 1 | 15 | IN1 | Logic Control Input. | | |
| 2 | 16 | S1A | Source Terminal. This pin can be an input or output. | | |
| 3 | 1 | D1 | Drain Terminal. This pin can be an input or output. | | |
| 4 | 2 | S1B | Source Terminal. This pin can be an input or output. | | |
| 5 | 3 | Vss | Most Negative Power Supply Potential. | | |
| 6 | 4 | GND | Ground (0 V) Reference. | | |
| 7, 8, 15, 16 | 5, 7, 13, 14 | NIC | No Internal Connection. | | |
| 9 | 6 | IN2 | Logic Control Input. | | |
| 10 | 8 | S2A | Source Terminal. This pin can be an input or output. | | |
| 11 | 9 | D2 | Drain Terminal. This pin can be an input or output. | | |
| 12 | 10 | S2B | Source Terminal. This pin can be an input or output. | | |
| 13 | 11 | V_{DD} | Most Positive Power Supply Potential. | | |
| 14 | 12 | EN | Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches. | | |
| N/A ¹ | 0 | EPAD | Exposed Pad. Tie the exposed pad to the substrate, Vss. | | |

¹ N/A means not applicable.

Table 8. ADG1636 TSSOP Truth Table

| EN | INx | SxA | SxB |
|----|-----|-----|-----|
| 0 | X | Off | Off |
| 1 | 0 | Off | On |
| 1 | 1 | On | Off |

Table 9. ADG1636 LFCSP Truth Table

| EN | INx | SxA | SxB |
|----|-----|-----|-----|
| 0 | X | Off | Off |
| 1 | 0 | Off | On |
| 1 | 1 | On | Off |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance as a Function of V_D (V_S) for Dual Supply




Figure 6. On Resistance as a Function of V_D (V_S) for Single Supply




Figure 7. On Resistance as a Function of V_D (V_S) for Different Temperatures, ± 5 V Dual Supply




Figure 8. On Resistance as a Function of V_D (V_S) for Different Temperatures, 12 V Single Supply




Figure 9. On Resistance as a Function of V_D (V_S) for Different Temperatures, 5 V Single Supply




Figure 10. On Resistance as a Function of V_D (V_S) for Different Temperatures, 3.3 V Single Supply




Figure 11. Leakage Currents as a Function of Temperature, ± 5 V Dual Supply




Figure 12. Leakage Currents as a Function of Temperature, 12 V Single Supply




Figure 13. Leakage Currents as a Function of Temperature, 5 V Single Supply




Figure 14. Leakage Currents as a Function of Temperature, 3.3 V Single Supply




Figure 15. IDD vs. Logic Level




Figure 16. Charge Injection vs. Source Voltage




Figure 17. t_{ON}/t_{OFF} Times vs. Temperature




Figure 18. Off Isolation vs. Frequency




Figure 19. Crosstalk vs. Frequency




Figure 20. On Response vs. Frequency




Figure 21. ACPSRR vs. Frequency




Figure 22. THD + N vs. Frequency

TEST CIRCUITS





Figure 23. On Resistance






Figure 26. Off Isolation




Figure 27. Bandwidth




Figure 28. Channel-to-Channel Crosstalk




Figure 29. THD + Noise




Figure 30. Switching Times




Figure 31. Break-Before-Make Time Delay




Figure 32. Charge Injection

TERMINOLOGY

 I_{DD}

The positive supply current.

 I_{ss}

The negative supply current.

 $V_D(V_S)$

The analog voltage on Terminal D and Terminal S.

 \mathbf{R}_{ON}

The ohmic resistance between Terminal D and Terminal S.

RFLAT(ON)

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

ID (Off)

The drain leakage current with the switch off.

 $I_D, I_S(On)$

The channel leakage current with the switch on.

 V_{INI}

The maximum input voltage for Logic 0.

 V_{INH}

The minimum input voltage for Logic 1.

IINL (IINH)

The input current of the digital input.

Cs (Off)

The off switch source capacitance, which is measured with reference to ground.

CD (Off)

The off switch drain capacitance, which is measured with reference to ground.

 C_D , C_S (On)

The on switch capacitance, which is measured with reference to ground.

 C_{IN}

The digital input capacitance.

ttransition

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

ton (EN)

The delay between applying the digital control input and the output switching on. See Figure 30.

toff (EN)

The delay between applying the digital control input and the output switching off. See Figure 30.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.


Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

AC Power Supply Rejection Ratio (ACPSRR)


The ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of $0.62~\mathrm{V}$ p-p.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 33. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)



COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 34. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-26) Dimensions shown in millimeters

ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Package Option |
|--------------------|-------------------|---|----------------|
| ADG1636BRUZ | −40°C to +125°C | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| ADG1636BRUZ-REEL | -40°C to +125°C | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| ADG1636BRUZ-REEL7 | -40°C to +125°C | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| ADG1636BCPZ-REEL | -40°C to +125°C | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-26 |
| ADG1636BCPZ-REEL7 | −40°C to +125°C | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-26 |

¹ Z = RoHS Compliant Part.

©2009–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D07983-0-3/16(B)



www.analog.com

042709-A