# AD848/AD849—SPECIFICATIONS (@ T<sub>A</sub> = +25°C, unless otherwise noted)

				848J		AD848/		
Model	Conditions	Vs		yp Max	Min	Тур	Max	Units
INPUT OFFSET VOLTAGE <sup>1</sup>		$\pm 5 V$	0.			0.2	1	mV
	T <sub>MIN</sub> to T <sub>MAX</sub>	±15 V ±5 V	0.	5 <b>2.3</b> 1.5		0.5	2.3 2	mV mV
	I MIN to I MAX	$\pm 15 V$ $\pm 15 V$		3.0			2 3.5	mV
Offset Drift		±5 V, ±15 V	7			7		μV/°C
INPUT BIAS CURRENT		±5 V, ±15 V	3.	3 <b>6.6</b>		3.3	6.6/5	μA
	T <sub>MIN</sub> to T <sub>MAX</sub>	±5 V, ±15 V		7.2			7.5	μA
INPUT OFFSET CURRENT		±5 V, ±15 V	50			50	300	nA
	$T_{\text{MIN}}$ to $T_{\text{MAX}}$	±5 V, ±15 V		400		0.0	400	nA
Offset Current Drift		±5 V, ±15 V	0.	3		0.3		nA/°C
OPEN LOOP GAIN	$V_{\rm O} = \pm 2.5 \ V$	±5 V						
	$R_{LOAD} = 500 \Omega$		9 13	3	9	13		V/mV
	$T_{MIN}$ to $T_{MAX}$		7		7/5	0		V/mV
	$\begin{array}{l} R_{LOAD} = 150 \ \Omega \\ V_{OUT} = \pm 10 \ V \end{array}$	±15 V	8			8		V/mV
$\langle \frown \rangle \frown$	$R_{LOAD} = 1 k\Omega$	±15 v	12 20	)	12	20		V/mV
	T <sub>MIN</sub> to T <sub>MAX</sub>		8		8/6	20		V/mV
DYNAMIC PERFORMANCE		1						
Gain Bandwidth	AVCLES	±5 V	12	25		125		MHz
$\langle \smile / / \frown \uparrow$		±15.V	17	75		175		MHz
Full Power Bandwidth <sup>2</sup>	$V_0 = 2 V p p$ .	$ \land \land \land$	h .					
	$R_{\rm L} = 500 \Omega$	±5Υ ) /		<sup>1</sup> ~		24		MHz
	$V_{\Omega} = 20 V_{P}p$	±15V	4.	7/	$\leftarrow$	4.7		MHz
Slew Rate		$\pm 19^{\circ}$	20		$ \downarrow I$	200	_	V/µs
	$R_{LOAD} = 1 k\Omega$	$\downarrow_{15}$ / /			225	-390		V/µs
Settling Time to 0.1%	-2.5 V to +2.5 V	<u>+</u> 5√   L	6		7	6¢	$\sim$	ns
	10 V Step, $A_V = -4$	±15 V		00/	-	100 /		ns
Phase Margin	$C_{LOAD} = 10 \text{ pF}$	±15 V	<u>├</u> <i>L</i> <sub>64</sub>	<u> </u>		60		
	$R_{LOAD} = 1 k \bar{\Omega}$	15 17			7	0.07		Degree
DIFFERENTIAL GAIN	f = 4.4  MHz	±15 V		07	<b>-</b>			/%
DIFFERENTIAL PHASE	f = 4.4 MHz	±15 V	-	08		0.08		Degree
COMMON-MODE REJECTION	$V_{CM} = \pm 2.5 V$	$\pm 5 V$		)5	92	105		dB
	$V_{CM} = \pm 12 V$ $T_{MIN}$ to $T_{MAX}$	±15 V	92 10 88	)5	92 88	105		dB dB
POWER SUPPLY REJECTION	$V_{\rm MIN}$ to $T_{\rm MAX}$ $V_{\rm S} = \pm 4.5$ V to $\pm 18$ V		<b>85</b> 98	>	85	98		dB
POWER SUPPLY REJECTION	$V_{\rm S} = \pm 4.5$ V to $\pm 18$ V T <sub>MIN</sub> to T <sub>MAX</sub>		80 80	5	80 80	98		dB
INPUT VOLTAGE NOISE	f = 10  kHz	±15 V	5			5		nV/√Hz
INPUT CURRENT NOISE	f = 10  kHz	±15 V ±15 V	1.	5		1.5		$pA/\sqrt{Hz}$
	I = 10  kmz	±13 V	1.	5	_	1.5		pa/vnz
INPUT COMMON-MODE VOLTAGE RANGE		±5 V		4.3		+4.3		v
VOLTAGE RANGE		±3 V		4.3 3.4		-3.4		V
		±15 V		14.3		+14.3		v
			-1	3.4		-13.4		V
OUTPUT VOLTAGE SWING	$R_{LOAD} = 500 \Omega$	±5 V	<b>3.0</b> 3.	6	3.0	3.6		±V
	$R_{LOAD} = 150 \Omega$	±5 V	<b>2.5</b> 3		2.5	3		±V
	$R_{LOAD} = 50 \Omega$	$\pm 5 V$	1.	4		1.4		±V
	$R_{LOAD} = 1 k\Omega$	$\pm 15 V$	12		12			±V
	$R_{LOAD} = 500 \Omega$	±15 V	10		10	0.0		±V
SHORT CIRCUIT CURRENT		±15 V	31		_	32		mA
NPUT RESISTANCE			70	)		70		kΩ
NPUT CAPACITANCE			1.	5		1.5		pF
OUTPUT RESISTANCE	Open Loop		15	5		15		Ω
POWER SUPPLY								
Operating Range			±4.5	±18	±4.5	i	±18	V
Quiescent Current		±5 V	4.			4.8	6.0	mA
	$T_{\text{MIN}}$ to $T_{\text{MAX}}$			7.4		<b>.</b> .	7.4/8.3	
		±15 V	5.			5.1	6.8 8 0/0 0	mA
	T <sub>MIN</sub> to T <sub>MAX</sub>	1	1	8.0			8.0/9.0	mA

NOTES <sup>1</sup>Input offset voltage specifications are guaranteed after 5 minutes at  $T_A = +25^{\circ}C$ . <sup>2</sup>Full power bandwidth = slew rate/2  $\pi$  V<sub>PEAK</sub>. Refer to Figure 1. All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test. All others are guaranteed but not necessarily tested. Specifications subject to change without notice.

### AD848/AD849

M - J-1	C 1949	N7	AD849J	AD849A/S	TT 94
Model	Conditions	Vs	Min Typ Max	Min Typ Max	Units
INPUT OFFSET VOLTAGE <sup>1</sup>		$\pm 5 V$	0.3 <b>1</b> 0.3 <b>1</b>	0.1 <b>0.75</b> 0.1 <b>0.75</b>	mV mV
	T <sub>MIN</sub> to T <sub>MAX</sub>	±15 V ±5 V	1.3	0.1 <b>0.75</b> <b>1.0</b>	mV mV
	I MIN TO I MAX	$\pm 15 \text{ V}$	1.3	1.0	mV
Offset Drift		$\pm 10^{\circ}$ V, $\pm 15^{\circ}$ V	2	2	μV/°C
INPUT BIAS CURRENT		±5 V, ±15 V	3.3 6.6	3.3 <b>6.6/5</b>	μA
	T <sub>MIN</sub> to T <sub>MAX</sub>	$\pm 5 \text{ V}, \pm 15 \text{ V}$	7.2	7.5	μA
INPUT OFFSET CURRENT	T <sub>MIN</sub> to T <sub>MAX</sub>	±5 V, ±15 V ±5 V, ±15 V	50 <b>300</b> 400	50 <b>300</b> <b>400</b>	nA nA
Offset Current Drift		±5 V, ±15 V	0.3	0.3	nA/°C
OPEN LOOP GAIN	$V_{\rm O}=\pm 2.5~V$	±5 V			
	$R_{LOAD} = 500 \Omega$		<b>30</b> 50	<b>30</b> 50	V/mV
	$T_{MIN}$ to $T_{MAX}$		20	20/15	V/mV
$\frown$	$R_{LOAD} = 150 \Omega$		32	32	V/mV
$\frown$	$V_{OUT} = \pm 10 V$	±15 V	<b>45</b> 85	<b>45</b> 85	V/mV
	$R_{LOAD} = 1 k\Omega$		<b>45</b> 85 30	<b>45</b> 85 <b>30/25</b>	V/mV V/mV
DYNAMIC PERFORMANCE	T <sub>MIN</sub> to T <sub>MAX</sub>		30	30/23	v/mv
Gain Bandwidth	25	±5 V	520	520	MHz
	(VCL 225)	$\pm 15 \text{ V}$	725	725	MHz
Full Power Bandwidth <sup>2</sup>	$V_0 = \mathcal{K} V p - p,$		120	120	
	$\mathbf{R}_{\mathrm{L}} = 500 \Omega$	$\sum_{\pm 5} V / 7$	20	20	MHz
	$V_0 = 20 \text{ M} \text{ p-p},$				
— (	$\mathbf{R}_{L} = 1 \mathbf{k} \hat{\Omega}$	/±15 V / /	4.7	4.7	MHz
Slew Rate		/ ±5/V / /	200	200	V/µs
	$R_{LOAD} = 1 k\Omega$	_ <b>≠</b> 15 ¥ /	225 300	225 300	V/µs
Settling Time to 0.1%	-2.5 V to +2.5 V	±5 V	1 65 7		ns
	10 V Step, $A_V = -24$	$\pm 15 V$			-195
Phase Margin	$C_{LOAD} = 10 \text{ pF}$	±15 V			
DIFFERENTIAL GAIN	$R_{LOAD} = 1 k\Omega$ $f = 4.4 MHz$	±15 V	0.08		Degre
DIFFERENTIAL PHASE	f = 4.4  MHz	±15 V	0.03 4	0.04	Degre
COMMON-MODE REJECTION	$V_{CM} = \pm 2.5 \text{ V}$	±10 V	100 115	100 115	dB7
JOIMMON-MODE REJECTION	$V_{CM} = \pm 2.5 V$ $V_{CM} = \pm 12 V$	$\pm 3 v$ $\pm 15 V$	<b>100</b> 115 <b>100</b> 115	<b>100</b> 115	
	$T_{MIN}$ to $T_{MAX}$	±13 V	96	96	dB
POWER SUPPLY REJECTION	$V_{\rm S} = \pm 4.5 \text{ V to } \pm 18 \text{ V}$		<b>98</b> 120	<b>98</b> 120	dB
POWER SUPPLY REJECTION	$V_S = \pm 4.5 V$ to $\pm 18 V$ $T_{MIN}$ to $T_{MAX}$		98 120 94	98 120 94	dB dB
INPUT VOLTAGE NOISE	f = 10 kHz	±15 V	3	3	nV/√H
NPUT CURRENT NOISE	f = 10 kHz	±15 V	1.5	1.5	pA/√H
NPUT COMMON-MODE					
VOLTAGE RANGE		±5 V	+4.3	+4.3	V
			-3.4	-3.4	V
		±15 V	+14.3	+14.3	V
			-13.4	-13.4	V
				<b>3.0</b> 3.6	1 1 1 7
DUTPUT VOLTAGE SWING	$R_{LOAD} = 500 \Omega$	±5 V	<b>3.0</b> 3.6		±V
DUTPUT VOLTAGE SWING	$R_{LOAD} = 150 \Omega$	$\pm 5 \text{ V}$	<b>2.5</b> 3	<b>2.5</b> 3	±V
DUTPUT VOLTAGE SWING	$\begin{aligned} R_{\text{LOAD}} &= 150 \ \Omega \\ R_{\text{LOAD}} &= 50 \ \Omega \end{aligned}$	±5 V ±5 V	<b>2.5</b> 3 1.4	<b>2.5</b> 3 1.4	$\begin{array}{c} \pm V \\ \pm V \end{array}$
DUTPUT VOLTAGE SWING	$\begin{split} R_{\rm LOAD} &= 150 \ \Omega \\ R_{\rm LOAD} &= 50 \ \Omega \\ R_{\rm LOAD} &= 1 \ k \Omega \end{split}$	±5 V ±5 V ±15 V	<b>2.5</b> 3 1.4 <b>12</b>	<b>2.5</b> 3 1.4 <b>12</b>	$\begin{array}{c} \pm V \\ \pm V \\ \pm V \\ \pm V \end{array}$
	$\begin{aligned} R_{\text{LOAD}} &= 150 \ \Omega \\ R_{\text{LOAD}} &= 50 \ \Omega \end{aligned}$	±5 V ±5 V ±15 V ±15 V	2.5 3 1.4 12 10	2.5 3 1.4 12 10	$\begin{array}{c} \pm V\\ \pm V\\ \pm V\\ \pm V\\ \pm V\end{array}$
SHORT CIRCUIT CURRENT	$\begin{split} R_{\rm LOAD} &= 150 \ \Omega \\ R_{\rm LOAD} &= 50 \ \Omega \\ R_{\rm LOAD} &= 1 \ k \Omega \end{split}$	±5 V ±5 V ±15 V	2.5 3 1.4 12 10 32	2.5 3 1.4 12 10 32	$\begin{array}{c} \pm V \\ \pm V \\ \pm V \\ \pm V \\ mA \end{array}$
SHORT CIRCUIT CURRENT	$\begin{split} R_{\rm LOAD} &= 150 \ \Omega \\ R_{\rm LOAD} &= 50 \ \Omega \\ R_{\rm LOAD} &= 1 \ k \Omega \end{split}$	±5 V ±5 V ±15 V ±15 V	2.5 3 1.4 12 10 32 25	2.5 3 1.4 12 10 32 25	$\begin{array}{c} \pm V \\ \pm V \\ \pm V \\ \pm V \\ mA \\ k\Omega \end{array}$
SHORT CIRCUIT CURRENT NPUT RESISTANCE NPUT CAPACITANCE	$\begin{array}{c} R_{LOAD} = 150 \ \Omega \\ R_{LOAD} = 50 \ \Omega \\ R_{LOAD} = 1 \ k\Omega \\ R_{LOAD} = 500 \ \Omega \end{array}$	±5 V ±5 V ±15 V ±15 V	<b>2.5</b> 3 1.4 <b>12</b> <b>10</b> <b>32</b> <b>25</b> 1.5	<b>2.5</b> 3 1.4 <b>12</b> <b>10</b> 32 25 1.5	$\begin{array}{c} \pm V \\ \pm V \\ \pm V \\ \pm V \\ mA \\ k\Omega \\ pF \end{array}$
SHORT CIRCUIT CURRENT INPUT RESISTANCE INPUT CAPACITANCE OUTPUT RESISTANCE	$\begin{split} R_{\rm LOAD} &= 150 \ \Omega \\ R_{\rm LOAD} &= 50 \ \Omega \\ R_{\rm LOAD} &= 1 \ k \Omega \end{split}$	±5 V ±5 V ±15 V ±15 V	2.5 3 1.4 12 10 32 25	2.5 3 1.4 12 10 32 25	$\begin{array}{c} \pm V \\ \pm V \\ \pm V \\ \pm V \\ mA \\ k\Omega \end{array}$
SHORT CIRCUIT CURRENT INPUT RESISTANCE INPUT CAPACITANCE OUTPUT RESISTANCE POWER SUPPLY	$\begin{array}{c} R_{LOAD} = 150 \ \Omega \\ R_{LOAD} = 50 \ \Omega \\ R_{LOAD} = 1 \ k\Omega \\ R_{LOAD} = 500 \ \Omega \end{array}$	±5 V ±5 V ±15 V ±15 V	<b>2.5</b> 3 1.4 <b>12</b> <b>10</b> <b>32</b> <b>25</b> <b>1.5</b> <b>15</b>	<b>2.5</b> 3 1.4 <b>12</b> <b>10</b> 32 25 1.5 15	$\begin{array}{c} \pm V \\ \pm V \\ \pm V \\ \pm V \\ mA \\ k\Omega \\ pF \\ \Omega \\ \end{array}$
SHORT CIRCUIT CURRENT INPUT RESISTANCE INPUT CAPACITANCE OUTPUT RESISTANCE POWER SUPPLY Operating Range	$\begin{array}{c} R_{LOAD} = 150 \ \Omega \\ R_{LOAD} = 50 \ \Omega \\ R_{LOAD} = 1 \ k\Omega \\ R_{LOAD} = 500 \ \Omega \end{array}$	$ \begin{array}{c} \pm 5 V \\ \pm 5 V \\ \pm 15 V \\ \pm 15 V \\ \pm 15 V \\ \end{array} $	2.5 3 1.4 12 10 32 25 1.5 15 ±4.5 ±18	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	±V           ±V           ±V           mA           kΩ           pF           Ω           V
SHORT CIRCUIT CURRENT INPUT RESISTANCE INPUT CAPACITANCE OUTPUT RESISTANCE POWER SUPPLY	$R_{LOAD} = 150 \Omega$ $R_{LOAD} = 50 \Omega$ $R_{LOAD} = 1 k\Omega$ $R_{LOAD} = 500 \Omega$ Open Loop	±5 V ±5 V ±15 V ±15 V	2.5 3 1.4 12 10 32 25 1.5 15 ±4.5 ±18 4.8 6.0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	±V           ±V           ±V           mA           kΩ           pF           Ω           V           mA
	$\begin{array}{c} R_{LOAD} = 150 \ \Omega \\ R_{LOAD} = 50 \ \Omega \\ R_{LOAD} = 1 \ k\Omega \\ R_{LOAD} = 500 \ \Omega \end{array}$	$ \begin{array}{c} \pm 5 V \\ \pm 5 V \\ \pm 15 V \\ \pm 15 V \\ \pm 15 V \\ \end{array} $	2.5 3 1.4 12 10 32 25 1.5 15 ±4.5 ±18	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	±V           ±V           ±V           mA           kΩ           pF           Ω           V

NOTES <sup>1</sup>Input offset voltage specifications are guaranteed after 5 minutes at  $T_A = +25$  °C. <sup>2</sup>Full power bandwidth = slew rate/2  $\pi$  V<sub>PEAK</sub>. Refer to Figure 1.

All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test. All others are guaranteed but not necessarily tested. Specifications subject to change without notice.

## AD848/AD849

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage ±18 V
Internal Power Dissipation <sup>2</sup>
Plastic (N) 1.1 Watts
Small Outline (R) 0.9 Watts
Cerdip (Q) 1.1 Watts
LCC (E) 0.8 Watts
Input Voltage ±V <sub>S</sub>
Differential Input Voltage ±6 V
Storage Temperature Range (Q) $\dots -65^{\circ}C$ to $+150^{\circ}C$
(N, R) $-65^{\circ}C$ to $+125^{\circ}C$
Junction Temperature +175°C
Lead Temperature Range (Soldering 60 sec) +300°C

#### NOTES

LC

 $C: \theta_{JA} = 150^{9} C/Watt$ 

 $\theta_{IA}$ 


Mini QIP Package;

Cordip Package: ØJA =

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operaion of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for

METALIZATION PHOTOGRAPH

Contact factory for latest dimensions. (AD848 and AD849 are identical except for the part number in the upper right.) Dimensions shown in inches and (mm).



NOTES

<sup>1</sup>E = LCC; N = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC).

<sup>2</sup>Plastic SOIC (R) available in tape and reel. AD848 available in S grade chips. AD849 available in J and S grade chips.

## AD848/AD849




Figure 1. AD848 Inverting Amplifier Configuration




Figure 1a. AD848 Large Signal Pulse Response




Figure 1b. AD848 Small Signal Pulse Response

#### **OFFSET NULLING**

The input voltage of the AD848 and AD849 are very low for high speed op amps, but if additional nulling is required, the circuit shown in Figure 3 can be used.

For high performance circuits it is recommended that a resistor ( $R_B$  in Figures 1 and 2) be used to reduce bias current errors by matching the impedance at each input. The offset voltage error caused by the input currents is decreased by more than an order of magnitude.

Figure 2. AD849 Inverting Amplifier Configuration




Figure 2b. AD849 Small Signal Pulse Response




Figure 3. Offset Nulling

## AD848/AD849–Typical Characteristics (@ $T_A = +25^{\circ}C$ and $V_S = \pm 15 V$ , unless otherwise noted)





Figure 10. Quiescent Current vs. Temperature (AD848 and AD849)

*Figure 11. Short Circuit Current Limit vs. Temperature (AD848 and AD849)* 

Figure 12. Input Bias Current vs. Temperature (AD848 and AD849)






Figure 19. Power Supply Rejection vs. Frequency (AD848)

Frequency (AD849)




Figure 20. Power Supply Rejection vs. Frequency (AD849)

(AD848 and AD849)




Figure 21. Common-Mode Rejection vs. Frequency

## AD848/AD849–Applications

#### **GROUNDING AND BYPASSING**

In designing practical circuits with the AD848 or AD849, the user must remember that whenever high frequencies are involved, some special precautions are in order. Circuits must be built with short interconnect leads. A large ground plane should be used whenever possible to provide a low resistance, low inductance circuit path, as well as minimizing the effects of high frequency coupling. Sockets should be avoided because the increased interlead capacitance can degrade bandwidth.

Feedback resistors should be of low enough value to assure that the time constant formed with the capacitances at the amplifier summing junction will not limit the amplifier performance. Resistor values of less than 5 k $\Omega$  are recommended. If a larger resistor must be used, a small (< 10 pF) feedback capacitor in parallel with the feedback resistor, R<sub>F</sub>, may be used to compensate for the input capacitances and optimize the dynamic performance of the amplifier


Power supply leads should be bypassed to ground as close as possible to the amplifier pins. 0.1 us ceramic disc capacitors are recommended.

### VIDEO LINE DRIVER

The AD848 functions very well as a low cost peed line driver of either terminated or unterminated cables. Figure 22 shows the AD848 driving a doubly terminated cable.

The termination resistor,  $R_T$ , (when equal to the characteristic impedance of the cable) minimizes reflections from the far end of the cable. While operating off  $\pm 5$  V supplies, the AD848 maintains a typical slew rate of 200 V/µs, which means it can drive a  $\pm 1$  V, 24 MHz signal on the terminated cable.

A back-termination resistor (R<sub>BT</sub>, also equal to the characteristic impedance of the cable) may be placed between the AD848 output and the cable in order to damp any reflected signals caused by a mismatch between  $R_T$  and the cable's characteristic impedance. This will result in a "cleaner" signal, although it requires that the op amp supply  $\pm 2$  V to the output in order to achieve a  $\pm 1$  V swing at the line.




LOAD 1000pF LOAD

Figure 23. AD848 Driving a Capacitive Load

Often termination is not used, either because signal integrity requirements are low or because too many high frequency signals returned to ground contaminate the ground plane. Unterminated cables appear as capacitive loads. Since the AD848 and AD849 are stable into any capacitive load, the op amp will not oscillate if the cable is not terminated; however pulse integrity will be degraded. Figure 23 shows the AD848 driving both 100 pF and 1000 pF loads.

#### LOW NOISE PRE-AMP


The input voltage noise spectral densities of the AD848 and the AD849 are shown in Figure 24. The low wideband noise and high gain bandwidths of these devices makes them well suited as pre-amps for high frequency systems.




Input voltage noise will be the dominant source of noise at the output in most applications. Other noise sources can be minimized by keeping resistor values as small as possible.

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).





PRINTED IN U.S.A