

AD848/AD849—SPECIFICATIONS (@ T_A = +25°C, unless otherwise noted)

Model	Conditions	V _S	AD848J			AD848A/S			Units
			Min	Typ	Max	Min	Typ	Max	
INPUT OFFSET VOLTAGE ¹		±5 V		0.2	1		0.2	1	mV
		±15 V		0.5	2.3		0.5	2.3	mV
	T _{MIN} to T _{MAX}	±5 V			1.5			2	mV
		±15 V			3.0			3.5	mV
Offset Drift		±5 V, ±15 V		7			7		μV/°C
INPUT BIAS CURRENT		±5 V, ±15 V		3.3	6.6		3.3	6.6/5	μA
	T _{MIN} to T _{MAX}	±5 V, ±15 V			7.2			7.5	μA
INPUT OFFSET CURRENT		±5 V, ±15 V		50	300		50	300	nA
	T _{MIN} to T _{MAX}	±5 V, ±15 V			400			400	nA
Offset Current Drift		±5 V, ±15 V		0.3			0.3		nA/°C
OPEN LOOP GAIN	V _O = ±2.5 V R _{LOAD} = 500 Ω T _{MIN} to T _{MAX} R _{LOAD} = 150 Ω V _{OUT} = ±10 V R _{LOAD} = 1 kΩ T _{MIN} to T _{MAX}	±5 V	9	13		9	13		V/mV
			7		8	7/5		8	V/mV
		±15 V			20			20	V/mV
			12			12			V/mV
			8			8/6			V/mV
DYNAMIC PERFORMANCE									
Gain Bandwidth ²	A _{VCL} ≥ 5	±5 V		125			125		MHz
		±15 V		175			175		MHz
Full Power Bandwidth ²	V _O = 2 V p-p R _L = 500 Ω V _O = 20 V p-p R _L = 1 kΩ	±5 V		24			24		MHz
		±15 V		4.7			4.7		MHz
Slew Rate		±5 V		200			200		V/μs
		±15 V		300			300		V/μs
Settling Time to 0.1%	R _{LOAD} = 1 kΩ -2.5 V to +2.5 V 10 V Step, A _V = -4	±5 V	225	65		225	65		ns
		±15 V		100			100		ns
Phase Margin	C _{LOAD} = 10 pF R _{LOAD} = 1 kΩ	±15 V		60			60		Degrees
DIFFERENTIAL GAIN	f = 4.4 MHz	±15 V		0.07			0.07		%
DIFFERENTIAL PHASE	f = 4.4 MHz	±15 V		0.08			0.08		Degree
COMMON-MODE REJECTION	V _{CM} = ±2.5 V V _{CM} = ±12 V T _{MIN} to T _{MAX}	±5 V	92	105		92	105		dB
		±15 V	92	105		92	105		dB
			88			88			dB
POWER SUPPLY REJECTION	V _S = ±4.5 V to ±18 V T _{MIN} to T _{MAX}		85	98		85	98		dB
			80			80			dB
INPUT VOLTAGE NOISE	f = 10 kHz	±15 V		5			5		nV/√Hz
INPUT CURRENT NOISE	f = 10 kHz	±15 V		1.5			1.5		pA/√Hz
INPUT COMMON-MODE VOLTAGE RANGE		±5 V		+4.3			+4.3		V
				-3.4			-3.4		V
		±15 V		+14.3			+14.3		V
				-13.4			-13.4		V
OUTPUT VOLTAGE SWING	R _{LOAD} = 500 Ω R _{LOAD} = 150 Ω R _{LOAD} = 50 Ω R _{LOAD} = 1 kΩ R _{LOAD} = 500 Ω	±5 V	3.0	3.6		3.0	3.6		±V
		±5 V	2.5	3		2.5	3		±V
		±5 V		1.4			1.4		±V
		±15 V	12			12			±V
		±15 V	10			10			±V
SHORT CIRCUIT CURRENT		±15 V		32			32		mA
INPUT RESISTANCE				70			70		kΩ
INPUT CAPACITANCE				1.5			1.5		pF
OUTPUT RESISTANCE	Open Loop			15			15		Ω
POWER SUPPLY									
Operating Range		±5 V	±4.5		±18	±4.5		±18	V
Quiescent Current	T _{MIN} to T _{MAX}	±5 V		4.8	6.0		4.8	6.0	mA
		±15 V		5.1	6.8		5.1	6.8	mA
	T _{MIN} to T _{MAX}				8.0			8.0/9.0	mA

NOTES

¹Input offset voltage specifications are guaranteed after 5 minutes at T_A = +25°C.

²Full power bandwidth = slew rate/2 π V_{PEAK}. Refer to Figure 1.

All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test. All others are guaranteed but not necessarily tested.

Specifications subject to change without notice.

Model	Conditions	V _S	AD849J			AD849A/S			Units
			Min	Typ	Max	Min	Typ	Max	
INPUT OFFSET VOLTAGE ¹		±5 V	0.3	1		0.1	0.75		mV
		±15 V	0.3	1		0.1	0.75		mV
	T _{MIN} to T _{MAX}	±5 V		1.3			1.0		mV
Offset Drift		±15 V		1.3			1.0		mV
		±5 V, ±15 V	2			2			μV/°C
INPUT BIAS CURRENT		±5 V, ±15 V	3.3	6.6		3.3	6.6/5		μA
	T _{MIN} to T _{MAX}	±5 V, ±15 V		7.2			7.5		μA
INPUT OFFSET CURRENT		±5 V, ±15 V	50	300		50	300		nA
	T _{MIN} to T _{MAX}	±5 V, ±15 V		400			400		nA
Offset Current Drift		±5 V, ±15 V	0.3			0.3			nA/°C
OPEN LOOP GAIN	V _O = ±2.5 V	±5 V							
	R _{LOAD} = 500 Ω		30	50		30	50		V/mV
	T _{MIN} to T _{MAX}		20			20/15			V/mV
	R _{LOAD} = 150 Ω			32			32		V/mV
	V _{OUT} = ±10 V	±15 V							
	R _{LOAD} = 1 kΩ		45	85		45	85		V/mV
	T _{MIN} to T _{MAX}		30			30/25			V/mV
DYNAMIC PERFORMANCE									
Gain Bandwidth	A _{VCL} ≥ 25	±5 V		520			520		MHz
		±15 V		725			725		MHz
Full Power Bandwidth ²	V _O = 2 V p-p, R _L = 500 Ω	±5 V		20			20		MHz
	V _O = 20 V p-p, R _L = 1 kΩ	±15 V		4.7			4.7		MHz
Slew Rate		±5 V		200			200		V/μs
		±15 V	225	300		225	300		V/μs
Settling Time to 0.1%	R _{LOAD} = 1 kΩ -2.5 V to +2.5 V	±5 V		65			65		ns
	10 V Step, A _V = -24	±15 V		80			80		ns
Phase Margin	C _{LOAD} = 10 pF R _{LOAD} = 1 kΩ	±15 V		60			60		Degrees
DIFFERENTIAL GAIN	f = 4.4 MHz	±15 V		0.08			0.08		%
DIFFERENTIAL PHASE	f = 4.4 MHz	±15 V		0.04			0.04		Degrees
COMMON-MODE REJECTION	V _{CM} = ±2.5 V	±5 V	100	115		100	115		dB
	V _{CM} = ±12 V	±15 V	100	115		100	115		dB
	T _{MIN} to T _{MAX}		96			96			dB
POWER SUPPLY REJECTION	V _S = ±4.5 V to ±18 V		98	120		98	120		dB
	T _{MIN} to T _{MAX}		94			94			dB
INPUT VOLTAGE NOISE	f = 10 kHz	±15 V		3			3		nV/√Hz
INPUT CURRENT NOISE	f = 10 kHz	±15 V		1.5			1.5		pA/√Hz
INPUT COMMON-MODE VOLTAGE RANGE		±5 V		+4.3			+4.3		V
				-3.4			-3.4		V
		±15 V		+14.3			+14.3		V
				-13.4			-13.4		V
OUTPUT VOLTAGE SWING	R _{LOAD} = 500 Ω	±5 V	3.0	3.6		3.0	3.6		±V
	R _{LOAD} = 150 Ω	±5 V	2.5	3		2.5	3		±V
	R _{LOAD} = 50 Ω	±5 V		1.4			1.4		±V
	R _{LOAD} = 1 kΩ	±15 V	12			12			±V
	R _{LOAD} = 500 Ω	±15 V	10			10			±V
SHORT CIRCUIT CURRENT		±15 V		32			32		mA
INPUT RESISTANCE				25			25		kΩ
INPUT CAPACITANCE				1.5			1.5		pF
OUTPUT RESISTANCE	Open Loop			15			15		Ω
POWER SUPPLY									
Operating Range			±4.5	±18		±4.5	±18		V
Quiescent Current		±5 V		4.8	6.0		4.8	6.0	mA
	T _{MIN} to T _{MAX}				7.4			7.4/8.3	mA
		±15 V		5.1	6.8		5.1	6.8	mA
	T _{MIN} to T _{MAX}				8.0			8.0/9.0	mA

NOTES

¹Input offset voltage specifications are guaranteed after 5 minutes at T_A = +25°C.²Full power bandwidth = slew rate/2 π V_{PEAK}. Refer to Figure 1.All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test. All others are guaranteed but not necessarily tested. Specifications subject to change without notice.

AD848/AD849

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	±18 V
Internal Power Dissipation ²	
Plastic (N)	1.1 Watts
Small Outline (R)	0.9 Watts
Cerdip (Q)	1.1 Watts
LCC (E)	0.8 Watts
Input Voltage	±V _S
Differential Input Voltage	±6 V
Storage Temperature Range (Q)	-65°C to +150°C
(N, R)	-65°C to +125°C
Junction Temperature	+175°C
Lead Temperature Range (Soldering 60 sec)	+300°C


NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²LCC: $\theta_{JA} = 150^{\circ}\text{C/Watt}$
Mini-DIP Package: $\theta_{JA} = 110^{\circ}\text{C/Watt}$
Cerdip Package: $\theta_{JA} = 110^{\circ}\text{C/Watt}$
Small Outline Package: $\theta_{JA} = 155^{\circ}\text{C/Watt}$

METALIZATION PHOTOGRAPH

Contact factory for latest dimensions. (AD848 and AD849 are identical except for the part number in the upper right.)
Dimensions shown in inches and (mm).



ORDERING GUIDE

Model	Gain Bandwidth MHz	Min Stable Gain	Max Offset Voltage mV	Temperature Range - °C	Package Option ¹
AD848JN	175	5	1	0 to +70	N-8
AD848JR ²	175	5	1	0 to +70	R-8
AD848JCHIPS	175	5	1	0 to +70	Die Form
AD848AQ	175	5	1	-40 to +85	Q-8
AD848SQ	175	5	1	-55 to +125	Q-8
AD848SQ/883B	175	5	1	-55 to +125	Q-8
AD848SE/883B	175	5	1	-55 to +125	E-20A
AD849JN	725	25	1	0 to +70	N-8
AD849JR ²	725	25	1	0 to +70	R-8
AD849AQ	725	25	0.75	-40 to +85	Q-8
AD849SQ	725	25	0.75	-55 to +125	Q-8
AD849SQ/883B	725	25	0.75	-55 to +125	Q-8
AD847J/A/S	50	1	1	See AD847 Data Sheet	

NOTES

¹E = LCC; N = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC).
²Plastic SOIC (R) available in tape and reel. AD848 available in S grade chips. AD849 available in J and S grade chips.




Figure 1. AD848 Inverting Amplifier Configuration




Figure 2. AD849 Inverting Amplifier Configuration




Figure 1a. AD848 Large Signal Pulse Response




Figure 2a. AD849 Large Signal Pulse Response




Figure 1b. AD848 Small Signal Pulse Response




Figure 2b. AD849 Small Signal Pulse Response

OFFSET NULLING

The input voltage of the AD848 and AD849 are very low for high speed op amps, but if additional nulling is required, the circuit shown in Figure 3 can be used.

For high performance circuits it is recommended that a resistor (R_B in Figures 1 and 2) be used to reduce bias current errors by matching the impedance at each input. The offset voltage error caused by the input currents is decreased by more than an order of magnitude.




Figure 3. Offset Nulling

AD848/AD849–Typical Characteristics (@ $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{ V}$, unless otherwise noted)




Figure 4. Quiescent Current vs. Supply Voltage (AD848 and AD849)




Figure 5. Large Signal Frequency Response (AD848 and AD849)




Figure 6. Output Voltage Swing vs. Load Resistance (AD848 and AD849)




Figure 7. Open Loop Gain vs. Load Resistance (AD848)




Figure 8. Open Loop Gain vs. Load Resistance (AD849)




Figure 9. Output Swing and Error vs. Settling Time (AD848)




Figure 10. Quiescent Current vs. Temperature (AD848 and AD849)




Figure 11. Short Circuit Current Limit vs. Temperature (AD848 and AD849)




Figure 12. Input Bias Current vs. Temperature (AD848 and AD849)




Figure 13. Open Loop Gain and Phase Margin vs. Frequency (AD848)




Figure 14. Open Loop Gain and Phase Margin vs. Frequency (AD849)




Figure 15. Normalized Gain Bandwidth Product vs. Temperature (AD848 and AD849)




Figure 16. Harmonic Distortion vs. Frequency (AD848)




Figure 17. Harmonic Distortion vs. Frequency (AD849)




Figure 18. Slew Rate vs. Temperature (AD848 and AD849)




Figure 19. Power Supply Rejection vs. Frequency (AD848)




Figure 20. Power Supply Rejection vs. Frequency (AD849)




Figure 21. Common-Mode Rejection vs. Frequency

AD848/AD849–Applications

GROUNDING AND BYPASSING

In designing practical circuits with the AD848 or AD849, the user must remember that whenever high frequencies are involved, some special precautions are in order. Circuits must be built with short interconnect leads. A large ground plane should be used whenever possible to provide a low resistance, low inductance circuit path, as well as minimizing the effects of high frequency coupling. Sockets should be avoided because the increased interlead capacitance can degrade bandwidth.

Feedback resistors should be of low enough value to assure that the time constant formed with the capacitances at the amplifier summing junction will not limit the amplifier performance. Resistor values of less than 5 k Ω are recommended. If a larger resistor must be used, a small (< 10 pF) feedback capacitor in parallel with the feedback resistor, R_F , may be used to compensate for the input capacitances and optimize the dynamic performance of the amplifier.

Power supply leads should be bypassed to ground as close as possible to the amplifier pins. 0.1 μ F ceramic disc capacitors are recommended.

VIDEO LINE DRIVER

The AD848 functions very well as a low cost, high speed line driver of either terminated or unterminated cables. Figure 22 shows the AD848 driving a doubly terminated cable.

The termination resistor, R_T , (when equal to the characteristic impedance of the cable) minimizes reflections from the far end of the cable. While operating off ± 5 V supplies, the AD848 maintains a typical slew rate of 200 V/ μ s, which means it can drive a ± 1 V, 24 MHz signal on the terminated cable.

A back-termination resistor (R_{BT} , also equal to the characteristic impedance of the cable) may be placed between the AD848 output and the cable in order to damp any reflected signals caused by a mismatch between R_T and the cable's characteristic impedance. This will result in a "cleaner" signal, although it requires that the op amp supply ± 2 V to the output in order to achieve a ± 1 V swing at the line.




Figure 22. Video Line Driver




Figure 23. AD848 Driving a Capacitive Load

Often termination is not used, either because signal integrity requirements are low or because too many high frequency signals returned to ground contaminate the ground plane. Unterminated cables appear as capacitive loads. Since the AD848 and AD849 are stable into any capacitive load, the op amp will not oscillate if the cable is not terminated; however pulse integrity will be degraded. Figure 23 shows the AD848 driving both 100 pF and 1000 pF loads.

LOW NOISE PRE-AMP

The input voltage noise spectral densities of the AD848 and the AD849 are shown in Figure 24. The low wideband noise and high gain bandwidths of these devices makes them well suited as pre-amps for high frequency systems.





Figure 24. Input Voltage Noise Spectral Density

Input voltage noise will be the dominant source of noise at the output in most applications. Other noise sources can be minimized by keeping resistor values as small as possible.


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

Mini-DIP (N) Package



Cerdip (Q) Package



Small Outline (R) Package

