

# UCS81003

# Package Type





# **Block Diagram**

<sup>© 2014-2018</sup> Microchip Technology Inc.

# 1.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings †

Voltage on $V_{DD},V_S$ and $V_{BUS}$ pins	0.3 to 6V
Pull-Up Voltage (V <sub>PULLUP</sub> )	0.3 to V <sub>DD</sub> + 0.3V
Data Switch Current (I <sub>HSW_ON</sub> ), Switch On	±50 mA
Port Power Switch Current	Internally limited
Data Switch Pin Voltage To Ground (D <sub>POUT</sub> , D <sub>PIN</sub> , D <sub>MOUT</sub> , D <sub>MIN</sub> ); (V <sub>DD</sub> powered or unpowered	1)0.3 to V <sub>DD</sub> + 0.3V
Differential Voltage Across Open Data Switch (D <sub>POUT</sub> -D <sub>PIN</sub> , D <sub>MOUT</sub> - D <sub>MIN</sub> , D <sub>PIN</sub> - D <sub>POUT</sub> , D <sub>MI</sub>	<sub>IN</sub> - D <sub>MOUT</sub> )V <sub>DD</sub>
Voltage on any Other Pin to Ground	0.3 to V <sub>DD</sub> + 0.3V
Current on any Other Pin	±10 mA
Package Power Dissipation	Table 1-1
Maximum Junction Temperature Under Bias	+125°C
Storage Temperature Range	55°C to +150°C

**Note: † Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## TABLE 1-1: POWER DISSIPATION SUMMARY

Board	Package	θJC	ΑL <sup>θ</sup>	De-rating Factor Above +25°C	T <sub>A</sub> < +25°C Power Rating	T <sub>A</sub> < +70°C Power Rating	T <sub>A</sub> < +85°C Power Rating
High K (see Note 1)	28-pin VQFN 5 x 5 mm	4°C/W	32°C/W	31.3 mW°/C	2470 mW	1220 mW	800 mW
Low K (see Note 1)	28-pin VQFN 5 x 5 mm	4°C/W	51°C/W	19.6 mW°/C	1620 mW	800 mW	530 mW

**Note 1:** Junction to ambient  $(\theta_{JA})$  is dependent on the design of the thermal vias. Without thermal vias and thermal landing, the  $\theta_{JA}$  is approximately 77°C/W, including localized PCB temperature increase. This  $\theta_{JA}$  value is an estimate for a JEDEC<sup>®</sup> compliant 2S2P PCB with thermal vias.

## TABLE 1-2: ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise specified, V <sub>DD</sub> = 4.5V to 5.5V, V <sub>S</sub> = 2.9V to 5.5V, V <sub>PULLUP</sub> = 3V to 5.5V,
$T_J = -40^{\circ}C$ to +125°C; all Typical values at $V_{DD} = V_S = 5V$ , $T_J = +27^{\circ}C$ .

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions		
Power Supply								
Supply Voltage	V <sub>DD</sub>	4.5	5	5.5	V	Note 1		
Source Voltage	Vs	2.9	5	5.5	V	Note 1		
Supply Current in Active (I <sub>DD_ACTIVE</sub> + I <sub>VS_ACT</sub> )	I <sub>ACTIVE</sub>		650	750	μA	Average current I <sub>BUS</sub> = 0 mA, T <sub>J</sub> < +85°C		

Note 1: For split supply systems using the Attach Detection feature, V<sub>S</sub> must not exceed V<sub>DD</sub> + 150 mV.

2: This parameter is ensured by design and is not 100% tested.

- **3:** This parameter is characterized, but not 100% production tested.
- **4:** The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I<sub>LIM</sub> (if I<sub>BUS R2MIN</sub> ≤ I<sub>LIM</sub>) or above I<sub>BUS R2MIN</sub> (if I<sub>BUS R2MIN</sub> > I<sub>LIM</sub> and I<sub>LIM</sub> ≤ 1.68A).
- **5:** The minimum and maximum values represent the boundaries of a programmable range. Each value in the range is typical.

TABLE 1-2:	<b>ELECTRICAL CHARACTERISTICS (CONTINUED)</b>	

<b>Electrical Characteristics:</b> Up $T_J = -40^{\circ}C$ to +125°C; all Typic	nless otherwise cal values at V <sub>I</sub>	e specified <sub>DD</sub> = V <sub>S</sub> =	l, V <sub>DD</sub> = 4 5V, T <sub>J</sub> = ·	.5V to 5.5 <sup>v</sup> +27°C.	V, V <sub>S</sub> = 2.9	9V to 5.5V, V <sub>PULLUP</sub> = 3V to 5.5V
Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Supply Current in Sleep (I <sub>DD_SLEEP</sub> + I <sub>VS_SLEEP</sub> )	I <sub>SLEEP</sub>	—	5	15	μA	Average current V <sub>PULLUP</sub> ≤ V <sub>DD</sub> , T <sub>J</sub> < +85°C
Supply Current in Detect (I <sub>DD_DETECT</sub> + I <sub>VS_DETECT</sub> )	IDETECT	—	175		μA	Average current, no portable device attached
		Pow	er-On Re	set		
V <sub>S</sub> Low Threshold	V <sub>S_UVLO</sub>	—	2.5	_	V	V <sub>S</sub> voltage increasing
V <sub>S</sub> Low Hysteresis	$V_{S\_UVLO\_HYST}$	_	100	_	mV	V <sub>S</sub> voltage decreasing
V <sub>DD</sub> Low Threshold	V <sub>DD_TH</sub>	_	4	_	V	V <sub>DD</sub> voltage increasing
V <sub>DD</sub> Low Hysteresis	V <sub>DD_TH_HYST</sub>		500	_	mV	V <sub>DD</sub> voltage decreasing
	1		Pins			
I/O Pins – SMCLK, SMDATA,	EM_EN, M1, I	M2, PWR	EN, S0,	LATCH, A	LERT#, A	_DET# – DC Parameters
Output Low Voltage	V <sub>OL</sub>	_	—	0.4	V	I <sub>SINK_IO</sub> = 8 mA SMDATA, ALERT#, A_DET#
Input High Voltage	V <sub>IH</sub>	2.1	—	_	V	PWR_EN, EM_EN, M1, M2, LATCH, S0, SMDATA, SMCLI
Input Low Voltage	V <sub>IL</sub>	_	—	0.8	V	PWR_EN, EM_EN, M1, M2, LATCH, S0, SMDATA, SMCLI
Leakage Current	I <sub>LEAK</sub>	_	—	±5	μA	Powered or unpowered, $V_{PULLUP} \le V_{DD}, T_J < +85^{\circ}C$
Interrupt Pins – AC Paramet	ers					
ALERT#, A_DET# Pin Blanking Time	t <sub>BLANK</sub>	—	25		ms	
ALERT# Pin Interrupt Masking Time	t <sub>MASK</sub>	_	5	_	ms	
		SMBL	IS/I <sup>2</sup> C Tin	ning	•	
Input Capacitance	C <sub>IN</sub>	—	5		pF	
Clock Frequency	f <sub>SMB</sub>	10	—	400	kHz	
Spike Suppression	t <sub>SP</sub>		—	50	ns	Note 2
Bus Free Time Stop to Start	t <sub>BUF</sub>	1.3	—	_	μs	
Start Setup Time	t <sub>SU:STA</sub>	0.6	—	_	μs	
Start Hold Time	t <sub>HD:STA</sub>	0.6	_		μs	
Stop Setup Time	t <sub>SU:STO</sub>	0.6	—	_	μs	
Data Hold Time	t <sub>HD:DAT</sub>	0	_		μs	When transmitting to the Maste
Data Hold Time	t <sub>HD:DAT</sub>	0.3	—		μs	When receiving from the Maste
Data Setup Time	t <sub>SU:DAT</sub>	0.6	—		μs	
Clock Low Period	t <sub>LOW</sub>	1.3	_		μs	

**Note 1:** For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

2: This parameter is ensured by design and is not 100% tested.

3: This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).

5: The minimum and maximum values represent the boundaries of a programmable range. Each value in the range is typical.

© 2014-2018 Microchip Technology Inc.

## TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)

<b>Electrical Characteristics:</b> $T_J = -40^{\circ}C$ to $+125^{\circ}C$ ; all Ty					V, V <sub>S</sub> = 2.9	$PV$ to 5.5V, $V_{PULLUP}$ = 3V to 5.5V,
Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Clock High Period	t <sub>HIGH</sub>	0.6	—	—	μs	
Clock/Data Fall Time	t <sub>FALL</sub>		—	300	ns	Min = 20 + 0.1 C <sub>LOAD</sub> ns, Note 3
Clock/Data Rise Time	t <sub>RISE</sub>		—	300	ns	Min = 20 + 0.1 C <sub>LOAD</sub> ns, Note 3
Capacitive Load	C <sub>LOAD</sub>		_	400	pF	Per bus line, Note 2
Timeout	t <sub>TIMEOUT</sub>	25	—	35	ms	Disabled by default, Note 2
Idle Reset	t <sub>IDLE_RESET</sub>	350	_	_	μs	Disabled by default, Note 2
		High-Sp	eed Data	Switch	L	
High-Speed Data Switch -	DC Parameters	i				
Switch Leakage Current	I <sub>HSW_OFF</sub>	_	±0.5	_	μA	$ \begin{array}{l} \mbox{Switch open} - \mbox{D}_{PIN} \mbox{ to } \mbox{D}_{POUT}, \\ \mbox{D}_{MIN} \mbox{ to } \mbox{D}_{MOUT}, \mbox{ or all four pins} \\ \mbox{to ground}. \\ \mbox{V}_{DD} \leq \mbox{V}_{S} \end{array} $
Charger Resistance	R <sub>CHG</sub>	—	2	_	MΩ	D <sub>POUT</sub> or D <sub>MOUT</sub> to V <sub>BUS</sub> or ground (see Figure 1-2), BC1.2 DCP charger emulation active
On Resistance	R <sub>ON_HSW</sub>	—	2	_	Ω	Switch closed, $V_{DD} = 5V$ test current = 8 mA, test voltage = 0.4V, see Figure 1-2
On Resistance	R <sub>ON_HSW_1</sub>	—	5	—	Ω	Switch closed, V <sub>DD</sub> = 5V, test current = 8 mA, test voltage = 3.0V, see Figure 1-2
Delta-On Resistance	∆R <sub>ON_HSW</sub>	_	±0.3	_	Ω	Switch closed, $V_{DD} = 5V$ , $I_{TST} = 8 \text{ mA}$ , $V_{TST} = 0 \text{ to } 1.5V$ , see Figure 1-2
High-Speed Data Switch –	AC Parameters	i				
D <sub>P</sub> , D <sub>M</sub> Capacitance to Ground	C <sub>HSW_ON</sub>		4	—	pF	Switch closed, $V_{DD}$ = 5V
D <sub>P</sub> , D <sub>M</sub> Capacitance to Ground	C <sub>HSW_OFF</sub>	—	2	—	pF	Switch open, V <sub>DD</sub> = 5V
Turn-Off Time	t <sub>HSW_OFF</sub>		400		μs	Time from state control (EM_EN, M1, M2) switch ON to switch OFF, $R_{TERM} = 50\Omega$ , $C_{LOAD} = 5 \text{ pF}$
Turn-On Time	t <sub>HSW_ON</sub>		400		μs	Time from state control (EM_EN, M1, M2) switch OFF to switch ON, $R_{TERM} = 50\Omega$ , $C_{LOAD} = 5 \text{ pF}$

**Note 1:** For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

**2:** This parameter is ensured by design and is not 100% tested.

**3:** This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above  $I_{LIM}$  (if  $I_{BUS_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS_R2MIN}$  (if  $I_{BUS_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).

**5:** The minimum and maximum values represent the boundaries of a programmable range. Each value in the range is typical.

 $R_{\text{TERM}} = 50\Omega, C_{\text{LOAD}} = 5 \text{ pF},$ 

 $R_{TERM} = 50\Omega, C_{LOAD} = 5 \text{ pF},$ 

$$\label{eq:V_DPOUT} \begin{split} & V_{DPOUT} = V_{DMOUT} = 350 \text{ mV DC} \\ & R_{TERM} = 50\Omega, \ C_{LOAD} = 5 \text{ pF}, \\ & \text{Rise Time} = \text{Fall Time} = 500 \text{ ps} \end{split}$$

at 480 Mbps (PRBS =  $2^{15} - 1$ )

f = 240 MHz

<b>TABLE 1-2</b> :	ELECTRICAL CHARACTERISTICS (CONTINUED)	

OIRR

BW

tj

**Off Isolation** 

**Total Jitter** 

-3 dB Bandwidth

Electrical Characteristics: Unless otherwise specified, V<sub>DD</sub> = 4.5V to 5.5V, V<sub>S</sub> = 2.9V to 5.5V, V<sub>PULLUP</sub> = 3V to 5.5V,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ; all Typical values at  $V_{DD} = V_S = 5V$ ,  $T_J = +27^{\circ}C$ . Min. Unit Conditions Parameter Sym. Тур. Max. Propagation Delay 0.25  $R_{TERM} = 50\Omega, C_{LOAD} = 5 \text{ pF}$ t<sub>PD</sub> ns  $R_{TERM} = 50\Omega$ ,  $C_{LOAD} = 5 \text{ pF}$ Propagation Delay Skew 25 ∆t<sub>PD</sub> ps  $R_{TERM}$  = 50 $\Omega$ ,  $C_{LOAD}$  = 5 pF **Rise/Fall Time** 10 ns t<sub>F/R</sub> \_\_\_\_ D<sub>P</sub> – D<sub>M</sub> Crosstalk -40 dB  $R_{TERM} = 50\Omega$ ,  $C_{LOAD} = 5 \text{ pF}$ X<sub>TALK</sub>

-30

1100

200

\_\_\_

\_\_\_\_

dB

MHz

ps

Skew of Opposite Transitions of the Same Output	t <sub>SK(P)</sub>	—	20	—	ps	$R_{\text{TERM}} = 50\Omega, C_{\text{LOAD}} = 5 \text{ pF}$
		Port P	ower Sw	ritch		
Port Power Switch – DC Para	meters					
Overvoltage Lockout	V <sub>S_OV</sub>	—	6	—	V	
On Resistance	R <sub>ON_PSW</sub>	—	55	—	mΩ	4.75V < V <sub>S</sub> < 5.25V
V <sub>S</sub> Leakage Current	I <sub>LEAK_VS</sub>	—	2.22	—	μA	Sleep state into V <sub>S</sub> pin
Back-Voltage Protection Threshold	V <sub>BV_TH</sub>		150	_	mV	$V_{BUS} > V_S,$ $V_S > V_{S_UVLO}$
Back-Drive Current	I <sub>BD_1</sub>	_	0	3	μA	$V_{DD} < V_{DD_{TH}}$ , Any powered power pin to any unpowered power pin. Current out of unpowered pin (Note 3).
	I <sub>BD_2</sub>	_	0	2	μA	$V_{DD} < V_{DD_{TH}}$ , Any powered power pin to any unpowered power pin, except for $V_{DD}$ to $V_{BUS}$ in Detect power state and $V_S$ to $V_{BUS}$ in Active power state. Current out of unpowered pin (Note 3).

#### Note 1: For split supply systems using the Attach Detection feature, V<sub>S</sub> must not exceed V<sub>DD</sub> + 150 mV.

2: This parameter is ensured by design and is not 100% tested.

**3:** This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).

**5:** The minimum and maximum values represent the boundaries of a programmable range. Each value in the range is typical.

## TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD}$  = 4.5V to 5.5V,  $V_S$  = 2.9V to 5.5V,  $V_{PULLUP}$  = 3V to 5.5V,  $T_J$  = -40°C to +125°C; all Typical values at  $V_{DD}$  =  $V_S$  = 5V,  $T_J$  = +27°C.

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Selectable Current Limits	I <sub>LIM1</sub>		570	_	mA	I <sub>LIM</sub> Resistor = 0 or 47 kΩ (minimum mA setting)
	I <sub>LIM2</sub>	_	1000	—		$I_{LIM}$ Resistor = 10 k $\Omega$ or 56 k $\Omega$
	I <sub>LIM3</sub>	_	1130	—		$I_{\text{LIM}}$ Resistor = 12 k $\Omega$ or 68 k $\Omega$
	I <sub>LIM4</sub>	_	1350	_		$I_{LIM}$ Resistor = 15 k $\Omega$ or 82 k $\Omega$
	I <sub>LIM5</sub>	—	1680	—		$I_{LIM}$ Resistor = 18 k $\Omega$ or 100 k $\Omega$
	I <sub>LIM6</sub>	_	2050	_		$I_{LIM}$ Resistor = 22 k $\Omega$ or 120 k $\Omega$
	I <sub>LIM7</sub>		2280	_		$I_{LIM}$ Resistor = 27 k $\Omega$ or 150 k $\Omega$
	I <sub>LIM8</sub>	—	2850	3000		$I_{LIM}$ Resistor = 33 k $\Omega$ or $V_{DD}$
Pin Wake Time	t <sub>PIN_WAKE</sub>	_	3	—	ms	
SMBus Wake Time	t <sub>SMB_WAKE</sub>	_	4	—	ms	
Idle Sleep Time	t <sub>IDLE_SLEEP</sub>	_	200	—	ms	
Thermal Regulation Limit	T <sub>REG</sub>	_	110	—	°C	Die Temperature at which current limit is reduced.
Thermal Regulation Hysteresis	T <sub>REG_HYST</sub>	_	10	_	°C	Hysteresis for t <sub>REG</sub> functionality. Temperature must drop by this value before I <sub>LIM</sub> value restored to normal operation.
Thermal Shutdown Threshold	T <sub>TSD</sub>	_	135	_	°C	Die Temperature at which port power switch turns OFF.
Thermal Shutdown Hysteresis	T <sub>TSD_HYST</sub>		35	_	°C	After shutdown due to T <sub>TSD</sub> being reached, a die temperature drop is required before port power switch can be turned ON again.
Auto-Recovery Test Current	I <sub>TEST</sub>	—	190	—	mA	Portable device attached, V <sub>BUS</sub> = 0V, Die Temp < T <sub>TSD</sub>
Auto-Recovery Test Voltage	V <sub>TEST</sub>		750	_	mV	Portable device attached, V <sub>BUS</sub> = 0V before application, Die Temp < T <sub>TSD</sub> Programmable, 250-1000 mV, default listed
Discharge Impedance	R <sub>DISCHARGE</sub>	_	100	—	Ω	

**Note 1:** For split supply systems using the Attach Detection feature, V<sub>S</sub> must not exceed V<sub>DD</sub> + 150 mV.

- **2:** This parameter is ensured by design and is not 100% tested.
- 3: This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).
- **5:** The minimum and maximum values represent the boundaries of a programmable range. Each value in the range is typical.

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Port Power Switch – AC Para	ameters					·
Turn-On Delay	t <sub>ON_PSW</sub>	_	0.75	—	ms	PWR_EN active toggle to switch on time, V <sub>BUS</sub> discharge not active.
Turn-Off Time	t <sub>OFF_</sub> PSW_INA	_	0.75		ms	PWR_EN inactive toggle to switch off time C <sub>BUS</sub> = 120 μF
Turn-Off Time	t <sub>OFF_</sub> PSW_ERR	—	1		ms	Overcurrent Error, $V_{BUS}$ Min Error, or Discharge Error to switch off, $C_{BUS}$ = 120 µF
Turn-Off Time	t <sub>OFF_</sub> PSW_ERR	—	100		ns	TSD or back-drive error to switch off, $C_{BUS}$ = 120 µF
V <sub>BUS</sub> Output Rise Time	t <sub>R_BUS</sub>	—	1.1		ms	Measured from 10% to 90% of V <sub>BUS</sub> , C <sub>LOAD</sub> = 220 $\mu$ F, I <sub>LIM</sub> = 1.0A
Soft Turn-On Rate	$\Delta I_{BUS} / \Delta_t$	—	100		mA/µs	
Temperature Update Time	t <sub>DC_TEMP</sub>		200		ms	Programmable 200-1600 ms, default listed
Short-Circuit Response Time	t <sub>SHORT_LIM</sub>	_	1.5	_	μs	Time from detection of short to current limit applied. No C <sub>BUS</sub> applied.
Short-Circuit Detection Time	t <sub>SHORT</sub>	_	6	_	ms	Time from detection of short to port power switch disconnect and ALERT# pin assertion.
Latched Mode Cycle Time	t <sub>UL</sub>	_	7	_	ms	From PWR_EN edge transition from inactive to active to begin error recovery.
Auto-Recovery Mode Cycle Time	<sup>t</sup> CYCLE	_	25		ms	Time delay before error condition check. Programmable 10-25 ms, default listed.
Auto-Recovery Delay	t <sub>RST</sub>	_	20		ms	Portable device attached, $V_{BUS}$ must be $\geq V_{TEST}$ after this time. Programmable 10-25 ms, default listed.
Discharge Time	t <sub>DISCHARGE</sub>	_	200	_	ms	Amount of time discharge resistor applied. Programmable 100-400 ms, default listed.

**Note 1:** For split supply systems using the Attach Detection feature, V<sub>S</sub> must not exceed V<sub>DD</sub> + 150 mV.

- 2: This parameter is ensured by design and is not 100% tested.
- **3:** This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).
- **5:** The minimum and maximum values represent the boundaries of a programmable range. Each value in the range is typical.

## TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)

I <sub>BUS_R2MIN</sub> V <sub>BUS_MIN</sub>	 1.5	<b>Typ.</b> n With T 0.12	Max.	Unit	Conditions					
I <sub>BUS_R2MIN</sub> V <sub>BUS_MIN</sub>	 1.5	[	rin Modo							
V <sub>BUS_MIN</sub>	-	0.12	Port Power Switch Operation With Trip Mode Current Limiting							
witch Operat	-	-	_	А						
		2.0	2.25	V	Note 5					
	Port Power Switch Operation with Constant Current Limiting (Variable Slope)									
BUS RZMIN		1.68		А						
V <sub>BUS_MIN</sub>	1.5	2.0	2.25	V	Note 5					
	Current	Measure	ement							
Parameters										
I <sub>BUS_M</sub>	0	_	2988.6	mA	Range 0-255 LSB (see Note 4)					
D <sub>IBUS_M</sub>	—	11.72		mA	1 LSB					
_	—	±2	_	%	180 mA < I <sub>BUS</sub> < I <sub>LIM</sub>					
	_	±2	_	LSB	I <sub>BUS</sub> < 180 mA					
Parameter					-					
—	_	500	—	μs						
	Charg	e Ration	ing							
neters										
—	_	±4.5	—	%						
neter					-					
t <sub>PCYCLE</sub>	_	1	—	S						
	Attach/Re	moval De	etection							
rs										
R <sub>ON_BYP</sub>	—	50	_	Ω						
I <sub>LEAK_BYP</sub>	_	—	3	μA	Switch off, T <sub>A</sub> < +85°C, Note 2					
I <sub>DET_CHG</sub> / I <sub>BUS_BYP</sub>	_	2	—	mA	$V_{DD}$ = 5V and $V_{BUS}$ > 4.75V					
DC Paramete	rs									
I <sub>DET_QUAL</sub>	_	800	_	μA	Programmable 200-1000 μA, default listed.					
	IBUS_M DIBUS_M Carameter Carameter Carameter Carameter Carameter Carameter Carameter Carameter Carameter Carameter Carameter Carameter	Parameters        IBUS_M     0       DIBUS_M        DIBUS_M            Parameter        Parameter        Parameter        Parameter        Parameter        Parameter        Parameter        Parameter        Meters        tPCYCLE        Meter        tPCYCLE        Mattach/Re        rs        RON_BYP        IDET_CHG/        IBUS_BYP        DC Parameters	Parameters           IBUS_M         0            DIBUS_M          11.72            ±2            ±2           Parameter             ±2           Parameter             ±2           Parameter             500           Charge Ration           meters            tPCYCLE            tPCYCLE            tRON_BYP            IDET_CHG/            IDET_CHG/            IDET_CHG/            IDET_CHG/         2           DC Parameters	IBUS_M       0       -       2988.6         DIBUS_M       -       11.72       -         -       ±2       -         -       ±2       -         2arameter       -       ±2         -       ±2       -         Parameter       -       500         -       -       500       -         Charge Rationing       -       -         meters       -       ±4.5       -         tPCYCLE       -       1       -         Attach/Removal Detection       rs       -       3         RON_BYP       -       50       -         ILEAK_BYP       -       3       -         DC Parameters       -       2       -	ParametersIBUS_M02988.6mADIBUS_M11.72mA- $\pm 2$ %- $\pm 2$ KSBParameter $500$ $\mu$ SCharge Rationingmeters-Attach/Removal DetectionrsRON_BYP $50$ $\Omega$ ILEAK_BYP $3$ $\mu$ AIDET_CHG/ $2$ mADC Parameters					

Note 1: For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

**2:** This parameter is ensured by design and is not 100% tested.

- **3:** This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).
- **5:** The minimum and maximum values represent the boundaries of a programmable range. Each value in the range is typical.

#### TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)

<b>Electrical Characteristics:</b> Ur $T_J = -40^{\circ}C$ to $+125^{\circ}C$ ; all Typic					/, V <sub>S</sub> = 2.9	9V to 5.5V, V <sub>PULLUP</sub> = 3V to 5.5V,
Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Primary Removal Detection Threshold	I <sub>REM_QUAL_</sub>	—	700		μA	Programmable 100-900 μA, default listed, Active power state
		_	800	—	μA	Programmable 200-1000 μA, default listed, Detect power state (see <b>Section 8.4</b> " <b>Removal Detection</b> ").
Attach/Removal Detection -	AC Paramete	rs				
Attach Detection Time	t <sub>DET_QUAL</sub>	_	100	—	ms	Time from Attach to A_DET# assert
Removal Detection Time	t <sub>REM_QUAL</sub>	_	1000	—	ms	
Allowed Charge Time	t <sub>DE-</sub> T_CHARGE	_	800	_	ms	C <sub>BUS</sub> = 500 μF maximum, Programmable 200-2000 ms, default listed.
		Charger E	Emulation	n Profile		·
General Emulation – DC Para	ameters					
Charging Current Threshold	I <sub>BUS_CHG</sub>	_	175.8	_	mA	Default
Charging Current Threshold Range	I <sub>BUS_</sub> CHG_RNG	11.72	—	175.8	mA	Note 5
DP-DM Shunt Resistor Value	R <sub>DCP_RES</sub>		—	200	Ω	Connected between $D_{POUT}$ and $D_{MOUT}$ , $0V < D_{POUT} = D_{MOUT} < 3V$
Response Magnitude (voltage divider option resistance range)	SX_RXMAG_ DVDR	93	—	200	kΩ	Note 5
Resistor Ratio Range (voltage divider option)	SX_RATIO	0.25	—	0.66	V/V	Note 5
Resistor Ratio Accuracy (voltage divider option)	SX_RATIO_ ACC	_	±0.5	—	%	Average over range
Response Magnitude (resistor option range)	SX_RXMAG_ RES	1.8	—	150	kΩ	Note 5
Internal Resistor Tolerance (resistor option)	SX_RXMAG_ RES_ACC	—	±10	_	%	Average over range
Response Magnitude (voltage option range)	SX_RXMAG_ VOLT	0.4	_	2.2	V	Note 5
Voltage Option Accuracy	SX_RXMAG_ VOLT_ACC	—	±1	—	%	No load, average over range
Voltage Option Accuracy	SX_RXMAG_ VOLT_ACC_ 150	_	-6		%	150 μA load, average over range
Voltage Option Accuracy	SX_RXMAG_ VOLT_ACC_ 250	_	-10	—	%	250 μA load, average over range

Note 1: For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

- 2: This parameter is ensured by design and is not 100% tested.
- 3: This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).
- **5:** The minimum and maximum values represent the boundaries of a programmable range. Each value in the range is typical.

© 2014-2018 Microchip Technology Inc.

## TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD}$  = 4.5V to 5.5V,  $V_S$  = 2.9V to 5.5V,  $V_{PULLUP}$  = 3V to 5.5V,  $T_J$  = -40°C to +125°C; all Typical values at  $V_{DD}$  =  $V_S$  = 5V,  $T_J$  = +27°C.


$T_{\rm J} = -40^{\circ}$ C to $+125^{\circ}$ C; all Typic		0000	, U			
Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Voltage Option Output	SX_RXMAG_ VOLT_BC	0.5	—	—	V	D <sub>MOUT</sub> = 0.6V, 250 μA load, Note 3
Response Magnitude (Zero Volt Option Range)	SX_PUPD	10	—	150	μA	SX_RXMAG_VOLT = 0 Note 5
Pull-Down Current Accuracy	SX_PUPD _ACC_3p6	_	±5	_	%	D <sub>POUT</sub> or D <sub>MOUT</sub> = 3.6V Compliance voltage
Pull-Down Current	SX_PUPD _ACC_BC	50	_	_	μA	Setting = 100 μA D <sub>POUT</sub> or D <sub>MOUT</sub> = 0.15V Compliance voltage, Note 3
Stimulus Voltage Threshold Range	SX_TH	0.3	—	2.2	V	Note 5
Stimulus Voltage Accuracy	SX_TH_ ACC	_	±2		%	Average over range
Stimulus Voltage Accuracy	SX_TH_ ACC_BC	0.25	—	—	V	At SX_TH = 0.3V, Note 3
General Emulation – AC Para	ameters					
Emulation Reset Time	t <sub>EM_RESET</sub>	—	50	—	ms	Default
Emulation Reset Time Range	t <sub>EM_RESET_</sub> RNG	50	—	175	ms	Note 5
Emulation Timeout Range	t <sub>EM_</sub> TIMEOUT	0.8	—	12.8	s	Note 5
Stimulus Delay, SX_TD Range	t <sub>STIM_DEL</sub>	0		100	ms	Note 5
Emulation Delay	t <sub>RES_EM</sub>			0.5	s	Time from set impedance to impedance appears on $D_P/D_M$ , Note 3.

**Note 1:** For split supply systems using the Attach Detection feature, V<sub>S</sub> must not exceed V<sub>DD</sub> + 150 mV.

**2:** This parameter is ensured by design and is not 100% tested.

3: This parameter is characterized, but not 100% production tested.

- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above  $I_{LIM}$  (if  $I_{BUS_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS_R2MIN}$  (if  $I_{BUS_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).
- **5:** The minimum and maximum values represent the boundaries of a programmable range. Each value in the range is typical.



# UCS81003




FIGURE 1-2:

Description of DC Terms.

# TABLE 1-3: TEMPERATURE SPECIFICATIONS


Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions	
Temperature Ranges							
Operating Temperature Range	T <sub>A</sub>	-40	_	+85	°C		
Storage Temperature Range T <sub>A</sub> -55 — +150 °C							
Thermal Package Resistances – see Table 1-1							

<sup>© 2014-2018</sup> Microchip Technology Inc.

# 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (for example, outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_J = +27^{\circ}C$ .



**FIGURE 2-1:** USB-IF High-Speed Eye Diagram (Without Data Switch).







FIGURE 2-2: USB-IF High-Speed Eye Diagram (With Data Switch).




Power-Up.






**FIGURE 2-5:** Internal Power Switch Short Response.



**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_J = +27^{\circ}C$ .



**FIGURE 2-7:** Data Switch Off Isolation vs. Frequency.





FIGURE 2-8: Frequency.









FIGURE 2-9: vs. Temperature.



**FIGURE 2-10:** Power Switch On Resistance vs. Temperature.




**FIGURE 2-11:** R<sub>DCP\_RES</sub> Resistance vs.Temperature.



**FIGURE 2-12:** Power Switch On/Off Time vs. Temperature.

# **UCS81003**

**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_J = +27^{\circ}C$ .



**FIGURE 2-13**: V<sub>S</sub> Overvoltage Threshold vs. Temperature.





FIGURE 2-14: V<sub>S</sub> Undervoltage Threshold vs. Temperature.



**FIGURE 2-15:** 

Detect State V<sub>BUS</sub> vs. I<sub>BUS</sub>.






FIGURE 2-16: Trip Current Limit Operation vs. Temperature.



**FIGURE 2-17:** I<sub>BUS</sub> Measurement Accuracy.



**FIGURE 2-18:** Active State Current vs. Temperature.

**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_J = +27^{\circ}C$ .





FIGURE 2-19: Detect State Current vs. Temperature.



**FIGURE 2-20:** Temperature.

<sup>© 2014-2018</sup> Microchip Technology Inc.

PIN FUNCTION TABLE	Symbol Function Pin Type Connection Type if Pin Not Used	NC Not internally connected n/a Leave open	M1 Active mode selector input #1 DI Connect to ground or V <sub>DD</sub> (see Note 3)	M2 Active mode selector input #2 DI Connect to ground or V <sub>DD</sub> (see Note 3)	V <sub>BUS1</sub> Voltage output from Power Switch Hi-Power Leave open		V <sub>BUS3</sub> tied together.	COMM_SEL/I <sub>LIM</sub> COMM_SEL – selects SMBus or Stand-Alone AlO In/a mode of oneration (see Table 11-1)	ILIM – selects the hardware current limit at power-up.	SEL     Selects polarity of PWR_EN control and SMBus     AIO     n/a       address (see Table 11-2).     address (see Table 11-2).	V <sub>S1</sub> Voltage input to Power Switch. These pins are Hi-Power Connect to ground	V <sub>S2</sub> internally connected and must be tied together.	V <sub>S3</sub>	V <sub>DD</sub> Main power supply input for chip functionality Power n/a	PWR_EN Port power switch enable input. DI Connect to ground or V <sub>DD</sub> (see Note 3) Polarity is determined by SEL pin.	NC Not internally connected n/a Leave open	NC Not internally connected n/a Leave open	Total leakage current from pins 4, 5 and 6 (V <sub>BUS</sub> ) to ground must be less than 100 μA for proper attach/removal detection operation. It is recommended to use 2 MΩ pull-down resistors on the D <sub>POUT</sub> or D <sub>MOUT</sub> pin, or both if a portable device stimulus is expected when using the Customer Charger Emulation profile with the high-speed data switch open. The 2 MΩ value is based on BC1.1 impedance characteristics for Dedicated Charging Ports.	lo ensure operation, the PWK_EN pin must be enabled, as determined by the SEL pin decode, when it is not driven by an external device. Furthermore,
		NC	M1	M2	V <sub>BUS1</sub>	V <sub>BUS2</sub>	VBUS3	COMM_SEL/I <sub>LIN</sub>		SEL	Vs1	V <sub>S2</sub>	V <sub>S3</sub>	VDD	PWR_EN	NC	NC	Total leakage current It is recommended to Charger Emulation pr	IO ENSURE OPERATION, THE PWR_EN PIN MUS
<b>TABLE 3-1</b> :	UCS81003 5x5 VQFN	<b>-</b>	2	3	4	5	9	2		ω	6	10	5	12	13	14	15	Note 1: 2:	 

3.0 PIN DESCRIPTION

The function of the pins are listed in Table 3-1.

<b>TABLE 3-1</b> :	-1: PIN FUNCTION TABLE	TABLE		
UCS81003 5x5 VQFN	3 N	Function	Pin Type	Connection Type if Pin Not Used
16	SMDATA/LATCH	<b>SMDATA</b> - SMBus data input/output (requires pull-up resistor)	DIOD	n/a
		LATCH - In Stand-Alone mode, Latch/Auto-Recovery Fault Handling mechanism selection input (see Section 7.5 "Fault Handling Mechanism")	IG	
17	SMCLK/S0	SMCLK - SMBus Clock Input (requires pull-up resistor)	DI	n/a
		S0 - In Stand-Alone mode, enables Attach/Removal Detection feature (see Section 5.3.6 "S0 Input")		
18	ALERT#	Active-low error event output flag (requires pull-up resistor)	QO	Connect to ground
19	DPIN	USB data input (plus)	AIO	Connect to ground or ground through a resistor
20	D <sub>MIN</sub>	USB data input (minus)	AIO	Connect to ground or ground through a resistor
21	NC	Not internally connected	n/a	Leave open
22	NC	Not internally connected	n/a	Leave open
23	DMOUT	USB data output (minus)	AIO (see Note 2)	Connect to ground
24	DPOUT	USB data output (plus)	AIO (see Note 2)	Connect to ground
25	A_DET#	Active-low device Attach Detection output flag (requires pull-up resistor)	OD	Connect to ground
26	EM_EN	Active mode selector input	IQ	Connect to ground or V <sub>DD</sub> (see Note 3)
27	GND	Ground	Power	n/a
28	NC	Not internally connected	e/u	Leave open
29	EP	Exposed Thermal Pad. Must be connected to the electrical ground.	EP	n/a
Note 1:	Total leakage current froi	Total leakage current from pins 4, 5 and 6 (V <sub>BUS</sub> ) to ground must be less than 100 µA for proper attach/removal detection operation.	100 μA for proper attach/r	emoval detection operation.
ö	It is recommended to use Charger Emulation profile	It is recommended to use 2 MΩ pull-down resistors on the D <sub>POUT</sub> or D <sub>MOUT</sub> pin, or both if a portable device stimulus is expected when using the Customer Charger Emulation profile with the high-speed data switch open. The 2 MΩ value is based on BC1.1 impedance characteristics for Dedicated Charging Ports.	ı, or both if a portable device le is based on BC1.1 impeda	<ul> <li>stimulus is expected when using the Customer ance characteristics for Dedicated Charging Ports.</li> </ul>
ë	To ensure operation, the one of the M1, M2 or EM M1, M2, and EM_EN pin	To ensure operation, the PWR_EN pin must be enabled, as determined by the SEL pin decode, when it is not driven by an external device. Furthermore, one of the M1, M2 or EM_EN pins must be connected to V <sub>DD</sub> if all three are not driven from an external device. If the PWR_EN pin is disabled or all of the M1, M2, and EM_EN pins are connected to ground, the UCS81003 remains in the Sleep or Detect state unless activated via the SMBus.	e SEL pin decode, when it i ot driven from an external d n the Sleep or Detect state	s not driven by an external device. Furthermore, evice. If the PWR_EN pin is disabled or all of the unless activated via the SMBus.

# UCS81003

DS20005334B-page 19

#### The description of the pin types are listed in Table 3-2. TABLE 3-2: PIN TYPES DESCRIPTION

TADLE 3-2.	FIN TTFES DESCRIPTION
Pin Type	Description
Power	This pin is used to supply power or ground to the device
Hi-Power	This pin is a high-current pin
AIO	<b>Analog Input/Output</b> – this pin is used as an I/O for analog signals.
DI	<b>Digital Input</b> – this pin is used as a digital input. This pin is glitch-free.
DIOD	<b>Open-Drain Digital Input/Output</b> – this pin is bidirectional. It is open-drain and requires a pull-up resistor. This pin is glitch-free.
OD	<b>Open-Drain Digital Output</b> – used as a digital output. It is open-drain and requires a pull-up resistor. This pin is glitch-free.
EP	Exposed Thermal Pad

# 4.0 TERMS AND ABBREVIATIONS

Note: The M1, M2, PWR\_EN and EM\_EN pins each have configuration bits (<pin name>\_SET in Section 10.4.3 "Switch Configuration Register") that may be used to perform the same function as the external pin state. These bits are accessed via the SMBus/l<sup>2</sup>C and are OR'd with the respective pin. This OR'd combination of pin state and register bit is referenced as the <pin name> control.

## TABLE 4-1: TERMS AND ABBREVIATIONS

Term/Abbreviation	Description
Active mode	Active power state operation mode: Data Pass-Through, BC1.2 SDP, BC1.2 CDP, BC1.2 DCP or Dedicated Charger Emulation Cycle.
Attach Detection	An Attach Detection event occurs when the current drawn by a portable device is greater than $I_{DET_QUAL}$ for longer than $t_{DET_QUAL}$ .
Attachment	The physical insertion of a portable device into a USB port that UCS81003 is controlling.
CC	Constant Current
CDM	Charged Device Model. JEDEC <sup>®</sup> model for characterizing susceptibility of a device to damage from ESD.
CDP or USB-IF BC1.2 CDP	Charging Downstream Port. The combination of the UCS81003 CDP handshake and an active standard USB host comprises a CDP. This enables a BC1.2 compliant portable device to simultaneously draw current up to 1.5A while data communication is active. The USB high-speed data switch is closed in this mode.
Charge Enable	When a charger emulation profile is accepted by a portable device and charging commences.
Charger Emulation Profile	Representation of a charger comprised of $D_{POUT}$ , $D_{MOUT}$ and $V_{BUS}$ signaling which makes a defined set of signatures or handshaking protocols.
Connection	USB-IF term which refers to establishing active USB communications between a USB host and a USB device.
Current Limiting Mode	Determines the action that is performed when the $I_{BUS}$ current reaches the $I_{LIM}$ threshold. Trip opens the port power switch. Constant Current (variable slope) enables $V_{BUS}$ to be dropped by the portable device.
DCE	Dedicated Charger Emulation. Charger emulation in which the UCS81003 can deliver power only (by default). No active USB data communication is possible when charging in this mode (by default).
DCP or USB-IF BC1.2 DCP	Dedicated Charging Port. This functions as a dedicated charger for a BC1.2 portable device. This enables the portable device to draw currents up to 1.5A with Constant Current Limiting (and beyond 1.5A with Trip Current Limiting). By default, no USB communications are possible.
DC	Dedicated Charger. A charger which inherently does not have USB communications such as an A/C wall adapter.
Disconnection	USB-IF term which refers to the loss of active USB communications between a USB host and a USB device.
Dynamic Thermal Management	The UCS81003 automatically adjusts port power switch limits and modes to lower internal power dissipation when the thermal regulation temperature value is approached.
Enumeration	A USB-specific term indicating that a host is detecting and identifying USB devices.
Handshake	Application of a charger emulation profile that requires a response. Two-way communication between the UCS81003 and the portable device.
HBM	Human Body Model
HSW	High-Speed Switch
I <sub>BUS_R2MIN</sub>	Current limiter mode boundary
ILIM	The I <sub>BUS</sub> current threshold used in current limiting. In Trip mode, when I <sub>LIM</sub> is reached, the port power switch is opened. In Constant Current mode, when the current exceeds I <sub>LIM</sub> , operation continues at a reduced voltage and increased current; if V <sub>BUS</sub> voltage drops below V <sub>BUS_MIN</sub> , the port power switch is opened.

© 2014-2018 Microchip Technology Inc.

Term/Abbreviation	Description
Legacy	USB devices that require non-BC1.2 signatures must be applied on the $D_{POUT}$ and $D_{MOUT}$ pins to enable charging.
OCL	Overcurrent Limit
POR	Power-On Reset
Portable Device	USB device attached to the USB port.
Power Thief	A USB device that does not follow the handshaking conventions of a BC1.2 device or Legacy devices and draws current immediately upon receiving power (that is, a USB book light, portable fan, and so on).
Removal Detection	A Removal Detection event occurs when the current load on the $V_{BUS}$ pin drops to less than $I_{REM_QUAL}$ for longer than $t_{REM_QUAL}$ .
Removal	The physical removal of a portable device from a USB port controlled by the UCS81003.
Response	An action, usually in response to a stimulus, in charger emulation performed by the UCS81003 device via the USB data lines.
SDP or USB-IF SDP	Standard Downstream Port. The combination of the UCS81003 high-speed switch being closed with an upstream USB host present comprises a BC1.2 SDP. This enables a BC1.2 compliant portable device to simultaneously draw current up to 0.5A while data communication is active.
Signature	Application of a charger emulation profile without waiting for a response. One-way communi- cation from the UCS81003 to the portable device.
Stand-Alone Mode	Indicates that the communications protocol is not active and all communications between the UCS81003 and a controller are done via the external pins only (M1, M2, EM_EN, PWR_EN, S0 and LATCH as inputs; ALERT# and A_DET# as outputs).
Stimulus	An event in charger emulation detected by the UCS81003 device via the USB data lines.

### TABLE 4-1: TERMS AND ABBREVIATIONS (CONTINUED)

# 5.0 GENERAL DESCRIPTION


The UCS81003 provides a single USB port power switch for precise control of up to 3.0A continuous current with Overcurrent Limit (OCL), dynamic thermal management, latch or auto-recovery fault handling, selectable active-low or active-high enable, undervoltage and overvoltage lockout, and backvoltage protection.


Split supply support for  $V_{BUS}$  and  $V_{DD}$  is an option for low power in system standby states.

In addition to power switching and current limiting, the UCS81003 provides automatic and configurable charger emulation profiles to charge a wide variety of portable devices, including USB-IF BC1.2 (CDP or DCP modes), YD/T-1591 (2009), 12W charging, most Apple and RIM portable devices and many others.

The UCS81003 also provides current monitoring to enable intelligent management of system power and charge rationing for controlled delivery of current regardless of the host power state. This is especially important for battery-operated applications that must provide power without excessively draining the battery, or require power allocation depending on application activities.

Figure 5-1 shows a UCS81003 full-featured system configuration in which the UCS81003 provides a port power switch and low-power Attach Detection with wake-up signaling (wake on USB). The current limit is established at power-up. It can be lowered if required after power-up via the SMBus/I<sup>2</sup>C. This configuration also provides configurable USB data line-charger emulation, programmable current limiting (as determined by the accepted charger emulation profile), active current monitoring, and port charge rationing.






<sup>© 2014-2018</sup> Microchip Technology Inc.

# UCS81003

Figure 5-2 shows a system configuration in which the UCS81003 provides a USB data switch, port power switch, low-power Attach Detection and portable device Attach/Removal Detection signaling. This configuration does not include configurable data line charger emulation, programmable current limiting or current monitoring and rationing.







Figure 5-3 shows a system configuration in which the UCS81003 provides a port power switch, low-power Attach Detection and portable device attachment detected signaling. This configuration is useful for applications that provide USB BC1.2 or legacy data line handshaking, or both on the USB data lines, but still require port power switching and current limiting.



# UCS81003

Figure 5-4 shows a system configuration in which the UCS81003 provides a port power switch, low-power Attach Detection, charger emulation (with no USB host) and portable device attachment detected signaling. This configuration is useful for wall adapter-type applications and cigarette-plug adapters.




FIGURE 5-4: UCS81003 System Configuration (No SMBus, No USB Host, with Charger Emulation).

# 5.1 UCS81003 Power States

The UCS81003 has the following power states:

#### TABLE 5-1:POWER STATES DESCRIPTION

State	Description
OFF	This power state is entered when the voltage at the V <sub>DD</sub> pin voltage is $< V_{DD_TH}$ . In this state, the device is considered OFF. The UCS81003 does not retain its digital states and register contents, nor respond to SMBus/l <sup>2</sup> C communications. The port power switch, bypass switch, and the high-speed data switches are turned OFF. See Section 5.1.1 "Off State Operation".
Sleep	This is the lowest power state available. While in this state, the UCS81003 retains digital functionality, respond to changes in emulation controls and wake to respond to SMBus/I <sup>2</sup> C communications. The high-speed switch and all other functionality are disabled. See <b>Section 5.1.2 "Sleep State Operation</b> ".
Detect	This is a low-current power state. In this state, the device is actively looking for a portable device to be attached. The high-speed switch is disabled by default. While in this state, the UCS81003 retains the configuration and charge rationing data, but does not monitor the bus current. The SMBus/I <sup>2</sup> C communications is fully functional. See Section 5.1.3 "Detect State Operation".
Error	This power state is entered when a fault condition exists. See Section 5.1.5 "Error State Operation".
Active	This power state provides full functionality. While in this state, operations include activation of the port power switch, USB data line handshaking/charger emulation, and current limiting and charge rationing. See <b>Section 5.1.4 "Active State Operation"</b> .

Table 5-2 shows the settings for the various power states, except OFF and Error. If  $V_{DD} < V_{DD_TH}$ , the UCS81003 is in the OFF state. To determine the mode of operation in the Active state, see Table 9-1.

**Note:** Using configurations that are unlisted in Table 5-2 is not recommended and may produce undesirable results.

Power State	V <sub>S</sub>	PWR_EN	S0	M1, M2, EM_EN	Portable Device Attached	Behavior
Sleep	n/a	disabled	0	Not set to Data Pass-Through. (Note 1)	n/a	<ul> <li>All switches disabled.</li> <li>V<sub>BUS</sub> is near ground potential.</li> <li>The UCS81003 wakes to respond</li> </ul>
	n/a	enabled	0	All = 0b	n/a	to SMBus communications.
Detect	n/a	disabled	1	n/a	n/a	High-Speed switch disabled (by
(see Section 8.0 "Detect State"	< V <sub>S_UVLO</sub>	enabled	1	All ≠ 0b	n/a	<ul> <li>default).</li> <li>Port power switch disabled.</li> <li>Host-Controlled transition to Active state (see Section 5.1.3.2 "Host-Controlled Transition from Detect to Active").</li> </ul>
	> V <sub>S_UVLO</sub>	enabled	1	All ≠ 0b	No	<ul> <li>High-Speed switch disabled (by default).</li> <li>Automatic transition to Active state when conditions met (see Section 5.1.3.1 "Automatic Transition from Detect to Active").</li> </ul>
Active (see Section 9.0 "Active State")	> V <sub>S_UVLO</sub>	enabled	0	All ≠ 0b	n/a	<ul> <li>High-Speed switch enabled/disabled based on mode.</li> <li>Port power switch is ON at all times.</li> <li>Attach and Removal Detection disabled. See Note 2.</li> </ul>
	> V <sub>S_UVLO</sub>	enabled	1	All ≠ 0b	Yes	<ul><li>Port power switch is ON.</li><li>Removal Detection enabled.</li></ul>

#### TABLE 5-2: POWER STATES CONTROL SETTINGS

Note 1: In order to transition from Active State Data Pass-Through mode into Sleep with these settings, change the M1, M2 and EM\_EN pins before changing the PWR\_EN pin. See Section 9.4 "Data Pass-Through (No Charger Emulation)".

2: If S0 = '0' and a portable device is not attached in DCE Cycle mode, the UCS81003 is cycling through charger emulation profiles (by default). There is no guarantee which charger emulation profile is applied first when a portable device is attached.

## 5.1.1 OFF STATE OPERATION


The device is in the OFF state if  $V_{DD}$  is less than  $V_{DD\_TH}$ . When the UCS81003 is in the OFF state it does nothing and all circuitry is disabled. Digital register values are not stored and the device does not respond to SMBus commands.


#### 5.1.2 SLEEP STATE OPERATION

When the UCS81003 is in the Sleep state, the device is in its lowest power state. The high-speed switch, bypass switch, and the port power switch are disabled. The Attach and Removal Detection feature is disabled.  $V_{BUS}$  is near ground potential. The ALERT# pin is not asserted. If asserted prior to entering the Sleep state, the ALERT# pin is released. The A\_DET# pin is released. SMBus activity is limited to single byte read or write.

When in the Sleep state, the first data byte read from the UCS81003 wakes the device; however, the data to be read returns all '0's and must be considered invalid. This is dummy read byte is meant to wake the UCS81003. Subsequent read or write bytes are normally accepted. After the dummy read, the UCS81003 is in a higher power state (see Figure 5-6). The device returns to Sleep after the last communication, or if no further communication has occurred.

Figure 5-5 shows timing diagrams for waking the UCS81003 via external pins. Figure 5-6 shows the timing for waking the UCS81003 via SMBus.





DS20005334B-page 28

## 5.1.3 DETECT STATE OPERATION

When the UCS81003 is in the Detect state, the port power switch is disabled. The high-speed switch is also disabled by default. The  $V_{BUS}$  output is connected to the  $V_{DD}$  voltage by a secondary bypass switch (see Section 8.0 "Detect State").

There is one non-recommended configuration which places the UCS81003 in the Detect state, but  $V_{BUS}$  is not discharged and a portable device attachment is not detected. For the recommended configurations, see Table 5-2.

There are two methods for transitioning from the Detect state to the Active state: automatic and host-controlled.

#### 5.1.3.1 Automatic Transition from Detect to Active

For the Detect state, set S0 to '1', enable PWR\_EN, set the EM\_EN, M1, and M2 controls to the desired Active mode (Table 9-1), and supply  $V_S > V_{S\_UVLO}$ . When a portable device is attached and an Attach Detection event occurs, the UCS81003 automatically transitions to the Active state and operate according to the selected Active mode.

#### 5.1.3.2 Host-Controlled Transition from Detect to Active

For the Detect state, set S0 to '1', set the EM\_EN, M1, and M2 controls to the desired Active mode (Table 9-1), and configure one of the following:

- disable PWR\_EN and supply  $\mathsf{V}_\mathsf{S}$  , or
- enable PWR\_EN and do not supply V<sub>S</sub>. When a portable device is attached and an Attach Detection event occurs, the host must respond to transition to the Active state.

Depending on the control settings in the Detect state, this entails:

- enabling PWR\_EN, or
- supplying V<sub>S</sub> above the threshold.

#### 5.1.3.3 State Change from Detect to Active

When conditions cause the UCS81003 to transition from the Detect state to the Active state, the following occurs:

- The Attach Detection feature is disabled and the Removal Detection feature remains enabled unless S0 is changed to '0'.
- 2. The bypass switch is turned OFF.
- The discharge switch is turned ON briefly for <sup>t</sup><sub>DISCHARGE</sub>.
- 4. The port power switch is turned ON.

## 5.1.4 ACTIVE STATE OPERATION

Whenever the UCS81003 enters the Active state and the port power switch is closed, it enters the mode as instructed by the host controller (see Section 9.0 "Active State"). The UCS81003 cannot be in the Active state (therefore, the port power switch cannot be turned ON) if any of the following conditions exist:

- V<sub>S</sub> < V<sub>S\_UVLO</sub>
- PWR\_EN is disabled.
- M1, M2, and EM\_EN are all set to '0'.
- S0 is set to '1' and an Attach Detection event did not occur.

## 5.1.5 ERROR STATE OPERATION

The UCS81003 enters the Error state from the Active state when any of the following events are detected:

- Maximum allowable internal die temperature is exceeded (T<sub>TSD</sub>) (see Section 7.2.1.2 "Thermal Shutdown").
- An overcurrent condition (see Section 7.1.1 "Current Limit Setting").
- An undervoltage condition on V<sub>BUS</sub> (see Section 5.2.5 "Undervoltage Lockout on V<sub>S</sub>").
- A back-drive condition (see Section 5.2.3 "Back-voltage Detection").
- A discharge error (see Section 7.3 "V<sub>BUS Discharge</sub>").
- An overvoltage condition on the V<sub>S</sub> pins.

The UCS81003 enters the Error state from the Detect state when a back-drive condition is detected or when the maximum allowable internal die temperature is exceeded.

The UCS81003 enters the Error state from the Sleep state when a back-drive condition is detected.

When the UCS81003 enters the Error state, the port power switch,  $V_{BUS}$  bypass switch, and the high-speed switch are turned OFF, and the ALERT# pin is asserted (by default). These switches remain OFF while in this power state. The UCS81003 leaves this state as determined by the fault handling selection (see Section 7.5 "Fault Handling Mechanism").

**Note:** If S0 is '1', PWR\_EN is enabled and V<sub>S</sub> is not present, the A\_DET# pin cycles if the current draw exceeds the current capacity of the bypass switch.

When using the Latch fault handler and the user has reactivated the device by clearing the ERR bit (see Section 10.3 "Status Registers"), or toggling the PWR\_EN control, the UCS81003 checks that all of the error conditions are removed. If using Auto-Recovery Fault Handler, after the  $t_{CYCLE}$  time period, the UCS81003 checks that all of the error conditions are removed.

If all of the error conditions are removed, the UCS81003 returns to the Active state or Detect state as applicable. Returning to the Active state causes the UCS81003 to restart the selected mode (see Section 9.2 "Active Mode Selection").

If the device is in the Error state and a Removal Detection event occurs, it checks the error conditions and then returns to the power state as defined by the PWR\_EN, M1, M2, EM\_EN, and S0 controls.

# 5.2 Supply Voltages

## 5.2.1 V<sub>DD</sub> SUPPLY VOLTAGE

The UCS81003 requires 4.5V to 5.5V to be present on the V<sub>DD</sub> pin for core device functionality. Core device functionality consists of maintaining register states, wake-up upon SMBus/I<sup>2</sup>C query and Attach Detection.

## 5.2.2 V<sub>S</sub> SOURCE VOLTAGE

 $V_{S}$  can be a separate supply and can be greater than  $V_{DD}$  to accommodate high-current applications in which current path resistances result in unacceptable voltage drops that may prevent optimal charging of some portable devices.

## 5.2.3 BACK-VOLTAGE DETECTION

Whenever the following conditions are true, the port power switch, the  $V_{BUS}$  bypass switch, and the high-speed data switch are disabled, and a back-voltage event is flagged. This causes the UCS81003 to enter the Error power state (see Section 5.1.5 "Error State Operation").

- The V<sub>BUS</sub> voltage exceeds the V<sub>S</sub> voltage by V<sub>BV\_TH</sub> and the port power switch is closed. The port power switch is immediately opened. If the condition lasts for longer than  $t_{MASK}$ , then the UCS81003 enters the Error state. Otherwise, the port power switch is turned ON as soon as the condition is removed.
- The V<sub>BUS</sub> voltage exceeds the V<sub>DD</sub> voltage by V<sub>BV\_TH</sub> and the V<sub>BUS</sub> bypass switch is closed. The bypass switch is immediately opened. If the condition lasts for longer than  $t_{MASK}$ , then the UCS81003 enters the Error state. Otherwise, the bypass switch is turned ON as soon as the condition is removed.

## 5.2.4 BACK-DRIVE CURRENT PROTECTION

If a self-powered portable device is attached, it may drive the V<sub>BUS</sub> port to its power supply voltage level; however, the UCS81003 is designed such that leakage current from the V<sub>BUS</sub> pins to the V<sub>DD</sub> or V<sub>S</sub> pins shall not exceed I<sub>BD\_1</sub> (if the V<sub>DD</sub> voltage is zero) or I<sub>BD\_2</sub> (if the V<sub>DD</sub> voltage exceeds V<sub>DD TH</sub>).

## 5.2.5 UNDERVOLTAGE LOCKOUT ON V<sub>S</sub>

The UCS81003 requires a minimum voltage (V\_S\_UVLO) to be present on the V\_S pin for Active power state.

# 5.2.6 OVERVOLTAGE DETECTION AND LOCKOUT ON $V_S$

The UCS81003 port power switch is disabled if the voltage on the V<sub>S</sub> pin exceeds a voltage (V<sub>S\_OV</sub>) for longer than the specified time (t<sub>MASK</sub>). This causes the device to enter the Error state.

# 5.3 Discrete Input Pins

Note:	If it is necessary to connect any of the								
	control pins except the COMM_SEL/ILIM								
	or SEL pins via a resistor to V <sub>DD</sub> or GND,								
	the resistor value must not exceed 100 $k\Omega$								
	in order to meet the $V_{IH}$ and $V_{IL}$								
	specifications.								

## 5.3.1 COMM\_SEL/ILIM INPUT

The COMM\_SEL/I<sub>LIM</sub> input determines the initial I<sub>LIM</sub> settings and the communications mode as shown in Table 11-1.

## 5.3.2 SEL INPUT

The SEL pin selects the polarity of the PWR\_EN control. In addition, if the UCS81003 is not configured to operate in Stand-Alone mode, the SEL pin determines the SMBus address. See Table 11-2. The SEL pin state is latched upon device power-up and further changes have no effect.

## 5.3.3 M1, M2, AND EM\_EN INPUTS

The M1, M2, and EM\_EN input controls determine the Active mode and affect the power state (see Table 5-2 and Table 9-1). When these controls are all set to '0' and PWR\_EN is enabled, the UCS81003 Attach and Removal Detection feature is disabled. In SMBus mode, the M1, M2, and EM\_EN pin states are ignored by the UCS81003 if the PIN\_IGN configuration bit is set (see Section 10.4.3 "Switch Configuration Register"); otherwise, the M1\_SET, M2\_SET, and EM\_EN\_SET configuration bits (see Section 10.4.3 "Switch Configuration Register") are checked along with the pins.

#### 5.3.4 PWR\_EN INPUT

The PWR\_EN control enables the port power switch to be turned ON if conditions are met and affects the power state (see Table 5-2). The port power switch cannot be closed if PWR\_EN is disabled. However, if PWR\_EN is enabled, the port power switch is not necessarily closed (see Section 5.1.4 "Active State Operation"). Polarity is controlled by the SEL pin. In SMBus mode, the PWR\_EN pin state is ignored by the UCS81003 if the PIN\_IGN configuration bit is set (see Section 10.4.3 "Switch Configuration Register"); otherwise, the PWR\_ENS configuration bit (see Section 10.4.3 "Switch Configuration Register") is checked along with the pin.

#### 5.3.5 LATCH INPUT

The Latch input control determines the behavior of the fault handling mechanism (see Section 7.5 "Fault Handling Mechanism").

When the UCS81003 is configured to operate in Stand-Alone mode (see Section 11.3 "Stand-Alone Operating Mode"), the LATCH control is available exclusively via the LATCH pin (see Table 11-10). When the UCS81003 is configured to operate in SMBus mode, the LATCH control is available exclusively via the LATCHS configuration bit (see Section 10.4.3 "Switch Configuration Register").

#### 5.3.6 S0 INPUT

The S0 control enables the Attach and Removal Detection feature and affects the power state (see Table 5-2). When S0 is set to '1', an Attach Detection event must occur before the port power switch can be turned ON (this statement requires PWR\_EN\_BEH OTP bit is set to '1'). When S0 is set to '0', the Attach and Removal Detection feature is not enabled.

When the device is configured to operate in SMBus mode (see Section 11.3 "Stand-Alone Operating Mode"), the S0 control is available exclusively via the S0\_SET configuration bit (see Section 10.4.3 "Switch Configuration Register"). Otherwise, the S0 control is exclusively available via the S0 pin since the SMBus protocol is disabled.

## 5.4 Discrete Output Pins

#### 5.4.1 ALERT# AND A\_DET# OUTPUT PINS

The ALERT# pin is an active-low open-drain interrupt to the host controller. The ALERT# pin is asserted (by default - see ALERT\_MASK in Section 10.4.1 "General Configuration Register") when an error occurs (see Register 10-3). The ALERT# pin can also be asserted when the LOW\_CUR (portable device is pulling less current and may be finished charging) or TREG (thermal regulation temperature exceeded) bits are set and linked. As well, when charge rationing is enabled, the ALERT# pin is asserted by default when the current rationing threshold is reached as determined by RATION BEH<1:0> (see Table 7-1). The ALERT# pin is released when all error conditions that may assert the ALERT# pin (such as an error condition, charge rationing, and TREG and LOW CHG if linked) are removed or reset as necessary.

The A\_DET# pin provides an active-low open-drain output indication that a valid Attach Detection event has occurred. It remains asserted until the UCS81003 is placed into the Sleep state or a Removal Detection event occurs. For wake on USB, the A\_DET# pin assertion can be utilized by the system. If the S0 control is '0' and the UCS81003 is in the Active state, the A\_DET# pin is asserted regardless if a portable device is attached or not. If S0 is '1', PWR\_EN is enabled and V<sub>S</sub> is not present, the A\_DET# pin cycles if the current draw exceeds the current capacity of the bypass switch.

## 5.4.2 INTERRUPT BLANKING

The ALERT# and A\_DET# pins are not asserted for a specified time (up to  $t_{BLANK}$ ) after power-up. Additionally, an error condition (except for the thermal shutdown) must be present for longer than a specified time ( $t_{MASK}$ ) before the ALERT# pin is asserted.

# 6.0 USB HIGH-SPEED DATA SWITCH

The UCS81003 contains a series USB 2.0-compliant high-speed switch between the  $D_{PIN}$  and  $D_{MIN}$  pins and between the  $D_{POUT}$  and  $D_{MOUT}$  pins. This switch is designed for high-speed, low-latency functionality to enable USB 2.0 full-speed and high-speed communications with minimal interference.

Nominally, the switch is closed in the Active state, enabling uninterrupted USB communications between the upstream host and the portable device. The switch is opened when:

- The UCS81003 is actively emulating using any of the charger emulation profiles except CDP (by default - see Section 10.4.5 "High-Speed Switch Configuration Register").
- The UCS81003 is operating as a dedicated charger unless the HSW\_DCE configuration bit is set (see Section 10.4.5 "High-Speed Switch Configuration Register").
- The UCS81003 is in the Detect state (by default) or in the Sleep state.

**Note:** If the V<sub>DD</sub> voltage is less than V<sub>DD\_TH</sub>, the high-speed data switch is disabled and opened.

# 6.1 USB-IF High-Speed Compliance

The USB data switch does not significantly degrade the signal integrity through the device  $D_P/D_M$  pins with USB high-speed communications.

# 7.0 USB PORT POWER SWITCH

To assure compliance to various charging specifications, the UCS81003 contains a USB port power switch that supports two current-limiting modes: Trip and Constant Current (variable slope). The current limit ( $I_{LIM}$ ) is pin selectable (and may be updated via the register set). The switch also includes soft start circuitry and a separate short-circuit current limit.

The port power switch is ON in the Active state (except when  $V_{\text{BUS}}$  is discharging).

## 7.1 Current Limiting

## 7.1.1 CURRENT LIMIT SETTING

The UCS81003 hardware set current limit ( $I_{LIM}$ ), can be one of eight values (see Table 11-1). This resistor value is read once upon UCS81003 power-up. The current limit can be changed via the SMBus/ $I^2C$  after powerup; however, the programmed current limit cannot exceed the hardware set current limit.

At power-up, the communication mode (Stand-Alone or SMBus/I<sup>2</sup>C) and hardware current limit (I<sub>LIM</sub>) are determined via the pull-down resistor (or pull-up resistor, if connected to V<sub>DD</sub>) on the COMM\_SEL/I<sub>LIM</sub> pin as shown in Table 11-1.

#### 7.1.2 SHORT CIRCUIT OUTPUT CURRENT LIMITING

Short circuit current limiting occurs when the output current is above the selectable current limit ( $I_{LIMx}$ ). This event is detected and the current immediately becomes limited (within  $t_{SHORT\_LIM}$  time). If the condition remains, the port power switch flags an Error condition and enters the Error state (see Section 5.1.5 "Error State Operation").

## 7.1.3 SOFT START

When the PWR\_EN control changes its state to enable the port power switch, or an Attach Detection event occurs in the Detect power state and the PWR\_EN control is enabled, the UCS81003 invokes a soft start routine for the duration of the V<sub>BUS</sub> rise time ( $t_{R_BUS}$ ). This soft start routine limits current flow from V<sub>S</sub> into V<sub>BUS</sub> while it is active. This circuitry prevents current spikes due to a step in the portable device current draw.

In the case when a portable device is attached while the PWR\_EN pin is enabled, if the bus current exceeds  $I_{LIM}$ , the UCS81003 current limiter responds within a specified time ( $t_{SHORT\_LIM}$ ) and operates normally at this point. The C<sub>BUS</sub> capacitor delivers the extra current, if any, as required by the load change.

## 7.1.4 CURRENT-LIMITING MODES

The UCS81003 current limiting has two modes: Trip and Constant Current (variable slope). Either mode functions at all times when the port power switch is closed. The current limiting mode used depends on the Active state mode (see Section 9.9 "Current Limit Mode Associations"). When operating in the Detect power state (see Section 5.1.3 "Detect State Operation"), the current capacity at  $V_{BUS}$  is limited to  $I_{BUS\_BYP}$  as described in Section 8.2 " $V_{BUS}$  Bypass Switch".

## 7.1.4.1 Trip Mode

When using Trip Current Limiting, the UCS81003 USB port power switch functions as a low-resistance switch and rapidly turns OFF if the current limit is exceeded. While operating using Trip Current Limiting, the V<sub>BUS</sub> output voltage is held relatively constant (equal to the V<sub>S</sub> voltage minus the R<sub>ON</sub> x I<sub>BUS</sub> current) for all current values up to the I<sub>LIM</sub>.

If the current drawn by a portable device exceeds  $\mathsf{I}_{\mathsf{LIM}},$  the following occurs:

- 1. The port power switch is turned OFF (Trip action).
- 2. The UCS81003 enters the Error state and assert the ALERT# pin.
- 3. The fault handling circuitry determines subsequent actions.

Trip Current Limiting is used by default when the UCS81003 is in Data Pass-Through and Dedicated Charger Emulation Cycle (except when the BC1.2 DCP charger emulation profile is accepted), and when there is no handshake. This method is also used when charger emulation is active.

Note:	To avoid cycling in Trip mode, set I <sub>LIM</sub>		
	higher than the highest expected portable device current draw.		

#### 7.1.4.2 Constant Current Limiting (Variable Slope)

Constant Current Limiting is used when a portable device handshakes using the BC1.2 DCP charger emulation profile and the current drawn is greater than  $I_{LIM}$  (and  $I_{LIM} < 1.68A$ ). It is also used in BC1.2 CDP mode and during the DCE Cycle when a charger emulation profile is being applied and the emulation timeout is active.

In CC mode, the port power switch enables the attached portable device to reduce V<sub>BUS</sub> output voltage to less than the input V<sub>S</sub> voltage while maintaining current delivery. The V/I slope depends on the user set I<sub>LIM</sub> value. This slope is held constant for a given I<sub>LIM</sub> value.

<sup>© 2014-2018</sup> Microchip Technology Inc.

## 7.2 Thermal Management and Voltage Protection

#### 7.2.1 THERMAL MANAGEMENT

The UCS81003 utilizes two-stage internal thermal management: Dynamic Thermal Management and Fixed Thermal Shutdown.

## 7.2.1.1 Dynamic Thermal Management

For the first stage (active in both current limiting modes), referred to as Dynamic Thermal Management, the UCS81003 automatically adjusts port power switch limits and modes to lower power dissipation when the thermal regulation temperature value is approached as described below.

If the internal temperature exceeds the  $T_{REG}$  value, the port power switch is opened, the current limit ( $I_{LIM}$ ) is lowered by one step and a timer is started ( $t_{DC\_TEMP}$ ). When this timer expires, the port power switch is closed and the internal temperature is checked again. If it remains above the  $T_{REG}$  threshold, the UCS81003 repeats this cycle (opens port power switch and reduces the  $I_{LIM}$  setting by one step) until  $I_{LIM}$  reaches its minimum value.

- **Note 1:** If the temperature exceeds the T<sub>REG</sub> threshold while operating in the DCE Cycle mode after a charger emulation profile is accepted, the profile is removed. The UCS81003 does not restart the DCE Cycle until one of the control inputs changes state to restart emulation.
  - 2: The UCS81003 does not actively discharge  $V_{BUS}$  as a result of the temperature exceeding  $T_{REG}$ ; however, any load current provided by a portable device or other load causes  $V_{BUS}$  to be discharged when the port power switch is opened, possibly resulting in an attached portable device resetting.

If the UCS81003 is operating using Constant Current Limiting (variable slope) and the I<sub>LIM</sub> setting is reduced to its minimum set point and the temperature is still above T<sub>REG</sub>, the UCS81003 switches to operating using Trip Current Limiting. This is done by reducing the I<sub>BUS\_R2MIN</sub> setting to 120 mA and restoring the I<sub>LIM</sub> setting to the value immediately below the programmed setting (for example, if the programmed I<sub>LIM</sub> is 2.05A, the value is set to 1.68A). If the temperature continues to remain above T<sub>REG</sub>, the UCS81003 continues this cycle (open the port power switch and reduce the I<sub>LIM</sub> setting by one step).

If the UCS81003 internal temperature drops below  $T_{REG} - T_{REG\_HYST}$ , the UCS81003 takes action based on the following:

- 1. If the Current Limit mode changed from CC mode to Trip mode, then a timer is started. When this timer expires, the UCS81003 resets the port power switch operation to its original configuration, enabling it to operate using Constant Current Limiting (variable slope).
- 2. If the Current Limit mode did not change from CC mode to Trip mode, or has started operating in Trip mode, the UCS81003 resets the port power switch operation to its original configuration.

If the UCS81003 is operating using Trip Current Limiting and the I<sub>LIM</sub> setting is reduced to its minimum set point and the temperature is above  $T_{REG}$ , the port power switch is closed and the current limit is held at its minimum setting until the temperature drops below  $T_{REG} - T_{REG}$  HYST.

#### 7.2.1.2 Thermal Shutdown

The second-stage thermal management consists of a hardware implemented thermal shutdown corresponding to the maximum allowable internal die temperature ( $T_{TSD}$ ). If the internal temperature exceeds this value, the port power switch immediately turns OFF until the temperature is below  $T_{TSD} - T_{TSD}$  HYST.

# 7.3 V<sub>BUS</sub> Discharge

The UCS81003 discharges  $V_{BUS}$  through an internal  $100\Omega$  resistor when at least one of the following conditions occurs:

- The PWR\_EN control is disabled (triggered on the inactive edge of the PWR\_EN control).
- A portable device Removal Detection event is flagged.
- The V\_S voltage drops below a specified threshold  $(V_{S\_UVLO})$  that causes the port power switch to be disabled.
- When commanded into the Sleep power state via the EM\_EN, M1, and M2 controls.
- Before each charger emulation profile is applied (UCS81003AM and UCS81003AB), unless it is a power-up condition (UCS81003AB only).
- Upon recovery from the Error state.
- When commanded via the SMBus (see Section 10.4 "Configuration Registers") in the Active state.
- Any time that the port power switch is activated after the V<sub>BUS</sub> bypass switch is ON (that is, whenever V<sub>BUS</sub> voltage transitions from being driven from V<sub>DD</sub> to being driven from V<sub>S</sub>, such as going from Detect to Active power state).
- Any time that the V<sub>BUS</sub> bypass switch is activated after the port power switch is ON (that is, going from Active to Detect power state).

When the V<sub>BUS</sub> discharge circuitry is activated, at the end of the t<sub>DISCHARGE</sub> time, the UCS81003 confirms that V<sub>BUS</sub> is discharged. If the V<sub>BUS</sub> voltage is not below the V<sub>TEST</sub> level, a discharge error is flagged (by setting the DISCH\_ERR status bit) and the UCS81003 enters the Error state.

# 7.4 Battery Full

Delivery of bus current to a portable device can be rationed by the UCS81003. When this functionality is enabled, the host system must provide the UCS81003 with an accumulated charge maximum limit (in mAh). The charge rationing functionality works only in the Active power state. It continuously monitors the current

TABLE 7-1: CHARGE RATIONING BEHAVIOR

delivered and the time elapsed since the mode is activated (or since the data is updated). This information is compiled to generate a charge-rationing number that is checked against the host limit.

Once the programmed current-rationing limit is reached, the UCS81003 takes action as determined by the RATIO-N\_BEH bits as described in Table 7-1. Note that this does not cause the device to enter the Error state.

Once the charge rationing circuitry has reached the programmed threshold, the UCS81003 maintains the desired behavior until charge rationing is reset. Once charge rationing is reset or disabled, the UCS81003 recovers as shown in Table 7-2.

RATION_BEH<1:0>		Behavior	Actions taken	Notos	
1	0	Dellavior	Actions taken	Notes	
0	0	Report	ALERT# pin asserted.		
0	1	Report and Disconnect (default)	<ol> <li>ALERT# pin asserted.</li> <li>Charger emulation profile removed.</li> <li>Port power switch disconnected.</li> </ol>	The HSW is not affected. All bus monitoring is still active. Changing the M1, M2, EM_EN, S0, and PWR_EN controls causes the device to change power states as defined by the pin combinations; however, the port power switch remains OFF until the rationing circuitry is reset. Furthermore, the bypass switch is not turned ON if enabled via the S0 control.	
1	0	Disconnect and Go to Sleep	<ol> <li>Port power switch disconnected.</li> <li>Charger emulation profile removed.</li> <li>Device enters the Sleep state.</li> </ol>	The HSW is disabled. All VBUS and VS monitoring are stopped. Changing the M1, M2, EM_EN, S0, and PWR_EN controls has no effect on the power state until the rationing circuitry is reset.	
1	1	Ignore	Take no further action.		

#### TABLE 7-2: CHARGE RATIONING RESET BEHAVIOR

Behavior	Reset Actions		
Report	1. Reset the Total Accumulated Charge registers.		
	Clear the RATION status bit.		
	Release the ALERT# pin.		
Report	1. Reset the Total Accumulated Charge registers.		
and Disconnect	Clear the RATION status bit.		
	Release the ALERT# pin.		
	Check the M1, M2, EM_EN, S0 and PWR_EN controls and enter the indicated power state if the controls changed ( <b>Note 1</b> ).		

**Note 1:** Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions changed, then charger emulation is restarted (provided emulation is enabled via the pin states). If the pin conditions did not change, the UCS81003 returns to the previous power state as if the rationing threshold is not reached (for example, it does not discharge V<sub>BUS</sub> or restart emulation).

© 2014-2018 Microchip Technology Inc.

Behavior	Reset Actions				
Disconnect	1. Reset the Total Accumulated Charge registers.				
and Go to Sleep	2.	Clear the RATION status bit.			
	3.	Check the M1, M2, EM_EN, S0, and PWR_EN controls and enter the indicated power state if the controls changed ( <b>Note 1</b> ).			
Ignore	1. Reset the Total Accumulated Charge registers.				
	2.	Clear the RATION status bit.			

#### TABLE 7-2: CHARGE RATIONING RESET BEHAVIOR (CONTINUED)

**Note 1:** Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions changed, then charger emulation is restarted (provided emulation is enabled via the pin states). If the pin conditions did not change, the UCS81003 returns to the previous power state as if the rationing threshold is not reached (for example, it does not discharge V<sub>BUS</sub> or restart emulation).

#### 7.4.1 CHARGE RATIONING INTERACTIONS

When charge rationing is active, regardless of the specified behavior, the UCS81003 normally functions until the charge rationing threshold is reached. Note that charge rationing is only active when the UCS81003 is in the Active state, and it does not automatically resets when a Removal or Attach Detection event occurs. Charger emulation starts over if a Removal Detection event and Attach Detection event occur while charge rationing is active and the charge rationing threshold is not reached. This enables charging of sequential portable devices while charge is being rationed, which means that the accumulated power given to several portable devices is still held to the stated rationing limit.

Changing the charge rationing behavior has no effect on the charge rationing data registers. If the behavior is changed prior to reaching the charge rationing threshold, this change occurs and become transparent to the user. When the charge rationing threshold is reached, the UCS81003 takes action as shown in Table 7-1. If the behavior is changed after the charge rationing threshold is reached, the UCS81003 immediately adopts the newly programmed behavior, clearing the ALERT# pin and restoring switch operation respectively (see Table 7-3).

Previous Behavior	New Behavior	Actions taken	
Ignore	Report	Assert ALERT# pin.	
	Report and Disconnect	1. Assert ALERT# pin.	
		2. Remove charger emulation profile.	
		3. Open port power switch. See the Report and Disconnect (default) in Table 7-1.	
	Disconnect and Go to Sleep	1. Remove charger emulation profile.	
		2. Open port power switch.	
		3. Enter the Sleep state. See the Disconnect and Go to Sleep entry in Table 7-1.	

#### TABLE 7-3: EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

**Note 1:** Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions have changed, then charger emulation is restarted (provided emulation is enabled via the pin states). If the pin conditions did not change, the UCS81003 returns to the previous power state as if the rationing threshold is not reached (for example, it does not discharge V<sub>BUS</sub> or restart emulation).

Previous Behavior	New Behavior	Actions taken		
Report	Ignore	Release ALERT# pin.		
	Report and Disconnect	Open port power switch. See the Report and Disconnect (default) entry in Table 7-1.		
	Disconnect and Go to Sleep	1. Release the ALERT# pin.		
		2. Remove charger emulation profile.		
		3. Open the port power switch.		
		4. Enter the Sleep state. See the Disconnect and Go to Sleep entry in Table 7-1.		
Report and	Ignore	1. Release the ALERT# pin.		
Disconnect		<ol> <li>Check the M1, M2, EM_EN, S0, and PWR_EN controls and enter the indicated power state if the controls changed (see Note 1).</li> </ol>		
	Report	Check the M1, M2, EM_EN, S0, and PWR_EN controls and enter the indicated power state if the controls changed (see <b>Note 1</b> ).		
	Disconnect and Go to Sleep	1. Release the ALERT# pin.		
		2. Enter the Sleep state. See the Disconnect and Go to Sleep entry in Table 7-1.		
Disconnect and Go to Sleep	Ignore	Check the M1, M2, EM_EN, S0, and PWR_EN controls and enter the indicated power state if the controls changed (see <b>Note 1</b> ).		
	Report	1. Assert the ALERT# pin.		
		<ol> <li>Check the M1, M2, EM_EN, S0, and PWR_EN controls and enter the indicated power state if the controls changed (see Note 1).</li> </ol>		
	Report and Disconnect	1. Assert the ALERT# pin.		
		<ol> <li>Check the M1, M2, EM_EN, S0, and PWR_EN controls to determine the power state, then enter that state except that the port power switch and bypass switch are not closed (see Note 1).</li> </ol>		

#### TABLE 7-3: EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

**Note 1:** Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions have changed, then charger emulation is restarted (provided emulation is enabled via the pin states). If the pin conditions did not change, the UCS81003 returns to the previous power state as if the rationing threshold is not reached (for example, it does not discharge V<sub>BUS</sub> or restart emulation).

If the RTN\_EN control is set to '0' prior to reaching the charge rationing threshold, rationing is disabled and the Total Accumulated Charge registers are cleared. If the RTN\_EN control is set to '0' after the charge rationing threshold is reached, the following are done:

- 1. RATION status bit is cleared.
- The ALERT# pin is released if asserted by the rationing circuitry and no other conditions are present.
- 3. The M1, M2, EM\_EN, S0 and PWR\_EN controls are checked to determine the power state. See Note 1 in Table 7-3.

Note: If the rationing behavior is set to "Report and Disconnect" when the charge rationing threshold is reached, and then the RTN\_EN bit is cleared, the portable device may start charging sub-optimally because the charger emulation profile is removed. Toggle the PWR\_EN control to restart charger emulation.

Setting the RTN\_RST control to '1' automatically resets the Total Accumulated Charge registers to 00\_00h. If this is done prior to reaching the charge rationing threshold, the data continues to be accumulated restarting from 00\_00h. If this is done after the charge rationing threshold is reached, the UCS81003 takes action as shown in Table 7-2.

## 7.5 Fault Handling Mechanism

The UCS81003 has two modes for handling faults:

- Latch (latch-upon-fault)
- Auto-Recovery (automatically attempts to restore the Active power state after a fault occurs).

If the SMBus is actively utilized, Auto-Recovery Fault Handling is the default error handler as determined by the LATCHS bit (see **Section 10.4.3 "Switch Configuration Register**"). Otherwise, the fault handling mechanism used depends on the state of the LATCH pin. Faults include overcurrent, overvoltage (on V<sub>S</sub>), undervoltage (on V<sub>BUS</sub>), back-voltage (V<sub>BUS</sub> to V<sub>S</sub>, or V<sub>BUS</sub> to V<sub>DD</sub>), discharge error, and maximum allowable internal die temperature (T<sub>TSD</sub>) exceeded (see **Section 5.1.5 "Error State Operation**").

#### 7.5.1 AUTO-RECOVERY FAULT HANDLING

When the LATCH control is low, Auto-Recovery Fault Handling is used. When an error condition is detected, the UCS81003 immediately enters the Error state and assert the ALERT# pin (see Section 5.1.5 "Error State Operation"). Independently from the host controller, the UCS81003 waits for a preset time ( $t_{CYCLE}$ ), checks error conditions ( $t_{TST}$ ) and restores Active operation if the error condition(s) no longer exist. If all other conditions that may cause the ALERT# pin to be asserted are removed, the ALERT# pin is released.




FIGURE 7-1: Error Recovery Timing (Short Circuit Example).

## 7.5.2 LATCHED FAULT HANDLING

When the LATCH control is high, Latch Fault Handling is used. When an error condition is detected, the UCS81003 enters the Error power state and assert the ALERT# pin. Upon command from the host controller (by toggling the PWR\_EN control from enabled to disabled or by clearing the ERR bit via SMBus), the UCS81003 checks error conditions once and restore Active operation if error conditions no longer exist. If an error condition still exists, the host controller is required to issue the command again to check error conditions.

## 8.0 DETECT STATE

#### 8.1 Device Attach/Removal Detection

The UCS81003 can detect the attachment and removal of a portable device on the USB port. Attach and Removal Detection does not perform any charger emulation or qualification of the device. The high-speed switch is OFF (by default) during the Detect power state.

## 8.2 V<sub>BUS</sub> Bypass Switch

The UCS81003 contains circuitry to provide V<sub>BUS</sub> current as shown in Figure 8-1. In the Detect state, V<sub>DD</sub> is the voltage source, whereas in the Active state, V<sub>S</sub> is the voltage source. The bypass switch and the port power switch are both never ON at the same time.

While the V<sub>BUS</sub> bypass switch is active, the current available to a portable device is limited to  $I_{BUS_BYP}$ , and the Attach Detection feature is active.




FIGURE 8-1: Detect State V<sub>BUS</sub> Biasing.

## 8.3 Attach Detection

The primary Attach Detection feature is only active in the Detect power state. When active, this feature constantly monitors the current load on the V<sub>BUS</sub> pin. If the current drawn by a portable device is greater than  $I_{DET_QUAL}$  for longer than  $t_{DET_QUAL}$ , an Attach Detection event occurs. This causes the A\_DET# pin to assert low and the ADET\_PIN and ATT status bits to be set.

Until the port power switch is enabled, the current available to a portable device is limited to that used to detect device attachment ( $I_{DET_QUAL}$ ). Once an Attach Detection event occurs, the UCS81003 waits for the PWR\_EN control to be enabled. When PWR\_EN is enabled and V<sub>S</sub> is above the threshold, the UCS81003 activates the USB port power switch and operates in the selected Active mode (see Section 9.0 "Active State").

## 8.4 Removal Detection

The Removal Detection feature is active in the Active and Detect power states if S0 = '1'. This feature monitors the current load on the V<sub>BUS</sub> pin. If this load drops to less than  $I_{REM\_QUAL\_DET}$  for longer than  $t_{REM\_QUAL}$ , a Removal Detection event is flagged. When this event occurs, the following are performed:

- 1. Disable the port power switch and the bypass switch.
- 2. Deassert the A\_DET# pin and set the REM status register bit.
- 3. Enable an internal discharging device that discharges the V<sub>BUS</sub> line within t<sub>DISCHARGE</sub>.
- Once the V<sub>BUS</sub> pin is discharged, the device returns to the Detect state regardless of the PWR\_EN control state.

© 2014-2018 Microchip Technology Inc.

## 9.0 ACTIVE STATE

## 9.1 Active State Overview

The UCS81003 has the following modes of operation in the Active state: Data Pass-Through, BC1.2 DCP, BC1.2 SDP, BC1.2 CDP, and Dedicated Charger Emulation Cycle. The current limiting mode depends on the Active mode behavior (see Table 9-2).

## 9.2 Active Mode Selection

The Active mode selection is controlled by three controls: EM\_EN, M1, and M2 as shown in Table 9-1.

M1	M2	EM_EN	Active mode
0	0	1	Dedicated Charger Emulation Cycle
0	1	0	Data Pass-Through
0	1	1	BC1.2 DCP
1	0	0	BC1.2 SDP - Note 1
1	0	1	Dedicated Charger Emulation Cycle
1	1	0	Data Pass-Through
1	1	1	BC1.2 CDP

TABLE 9-1: ACTIVE MODE SELECTION

## 9.3 BC1.2 Detection Renegotiation

The BC1.2 specification enables a charger to act as an SDP, CDP or DCP and to change between these roles. To force an attached portable device to repeat the charging detection procedure,  $V_{BUS}$  must be cycled. In compliance with this specification, the UCS81003 automatically cycles  $V_{BUS}$  when switching between the BC1.2 SDP, BC1.2 DCP, and BC1.2 CDP modes.

## 9.4 Data Pass-Through (No Charger Emulation)

When commanded to Data Pass-Through mode, UCS81003 closes its USB high-speed data switch to enable USB communications between a portable device and host controller and operates using Trip Current Limiting. No charger emulation profiles are applied in this mode. Data Pass-Through mode persists until commanded otherwise by the M1, M2, and EM\_EN controls.

- **Note 1:** If it is desired that the Data Pass-Through mode operates as a traditional/standard port power switch, the S0 control must be set to '0' to enable the port power switch to be closed without requiring an Attach Detection event. When entering this mode, there is no automatic V<sub>BUS</sub> discharge.
  - 2: When the M1, M2, and EM\_EN controls are set to '0', '1', '0' or to '1', '1', '0' respectively, Data Pass-Through mode persists if the PWR\_EN control is disabled; however, the UCS81003 draws more current. To leave the Data Pass-Through mode, the PWR\_EN control must be enabled before the M1, M2 and EM\_EN controls are changed to the desired mode.

## 9.5 BC1.2 SDP (No Charger Emulation)

When commanded to BC1.2 SDP mode, UCS81003 discharges  $V_{BUS}$ , closes its USB high-speed data switch to enable USB communications between a portable device and host controller, and operates using Trip Current Limiting. No charger emulation profiles are applied in this mode. BC1.2 SDP mode persists until commanded otherwise by the M1, M2, EM\_EN, and PWR\_EN controls.

## 9.6 BC1.2 CDP

When BC1.2 CDP is selected as the Active mode, UCS81003 discharges  $V_{BUS}$ , closes its USB high-speed data switch (by default), and applies the BC1.2 CDP charger emulation profile which performs handshaking per the specification. The combination of the UCS81003 CDP handshake along with a standard USB host comprises a Charging Downstream Port. In BC1.2 CDP mode, there is no emulation timeout.

If the handshake is successful, the UCS81003 operates using Constant Current Limiting (variable slope). If the handshake is not successful, the UCS81003 leaves the applied CDP profile in place, leaves the high-speed switch closed, enables Constant Current Limiting, and persists in this condition until commanded otherwise by the M1, M2, EM\_EN, and PWR\_EN controls.

Note 1: BC1.2 SDP behaves the same as the Data Pass-Through mode with the exception that it is preceded by a V<sub>BUS</sub> discharge when the mode is entered per the BC1.2 specification.

**Note:** If it is desired that the BC1.2 SDP mode operates as a traditional/standard port power switch, the S0 control must be set to '0' to enable the port power switch to be closed without requiring an Attach Detection event.

The UCS81003 responds per the BC1.2 specification to the portable device initiated charger renegotiation requests.

- Note 1: BC1.2 compliance testing may require the S0 control to be set to '0' (Attach and Removal Detection feature disabled) while testing is in progress.
  - 2: When the UCS81003 is in BC1.2 CDP mode and the Attach and Removal Detection feature is enabled, if a power thief (such as a USB light or fan) attaches but does not assert D<sub>P</sub> pin, a Removal event does not occur when the portable device is removed. However, if a standard USB device is subsequently attached, Removal Detection is fully functional again. Additionally, if PWR\_EN is cycled or M1, M2 and/or EM\_EN change state, a Removal event occurs and Attach Detection is reactivated.

#### 9.6.1 BC1.2 CDP CHARGER EMULATION PROFILE

The BC1.2 CDP charger emulation profile acts in a reactionary manner based on stimulus from the portable device as described below and shown in Figure 2-1.

**Note:** All CDP handshaking is performed with the high-speed switch closed.

- 1. V<sub>BUS</sub> voltage is applied.
- Primary Detection when the portable device drives a voltage between 0.4V and 0.8V onto the D<sub>POUT</sub> pin, the UCS81003 drives 0.6V onto the D<sub>MOUT</sub> pin within 20 ms.
- When the portable device drives the D<sub>POUT</sub> pin back to '0', the UCS81003 then drives the D<sub>MOUT</sub> pin back to '0' within 20 ms.
- Optional Secondary Detection If the portable device then drives a voltage of 0.6V (nominal) onto the D<sub>MOUT</sub> pin, the UCS81003 takes no other action. This causes the portable device to observe a '0' on the D<sub>POUT</sub> pin and detects the connection to a CDP.

## 9.7 BC1.2 DCP

When BC1.2 DCP is selected as the Active mode, UCS81003 discharges  $V_{BUS}$  and applies the BC1.2 DCP charger emulation profile per the specification. In BC1.2 DCP mode, the emulation timeout and requirement for portable device current draw are automatically disabled. When the BC1.2 DCP charger emulation profile is applied within the Dedicated Charger Emulation Cycle (see Section 9.11.3 "Legacy 3 Charger Emulation Profile"), the timeout and current draw requirement are enabled.

If the portable device is charging after the DCP charger emulation profile is applied, the UCS81003 leaves the resistive short in place, leaves the high-speed switch open and enables Constant Current Limiting (variable slope).

Note:	BC1.2 compliance testing may require the S0 control to be set to '0' (Attach and						
	Removal Detection feature disabled) while testing is in progress.						
	while testing is in progress.						

#### 9.7.1 BC1.2 DCP CHARGER EMULATION PROFILE

The BC1.2 DCP charger emulation profile is described as follows:

- 1. V<sub>BUS</sub> voltage is applied. A resistor (R<sub>DCP\_RES</sub>) is connected between the D<sub>POUT</sub> and D<sub>MOUT</sub> pins.
- 2. Primary Detection if the portable device drives 0.6V (nominal) onto the  $D_{POUT}$  pin, the UCS81003 takes no other action than to leave the resistor connected between  $D_{POUT}$  and  $D_{MOUT}$ . This causes the portable device to see 0.6V (nominal) on the  $D_{MOUT}$  pin and know that it is connected to a DCP.
- 3. Optional Secondary Detection If the portable device drives 0.6V (nominal) onto the  $D_{MOUT}$  pin, the UCS81003 takes no other action than to leave the resistor connected between  $D_{POUT}$  and  $D_{MOUT}$ . This causes the portable device to see 0.6V (nominal) on the  $D_{POUT}$  pin and know that it is connected to a DCP.

## 9.8 Dedicated Charger

When commanded to Dedicated Charger Emulation cycle mode, the UCS81003 enables an attached portable device to enter its charging mode by applying specific charger emulation profiles in a predefined sequence. Using these profiles, the UCS81003 is capable of generating and recognizing several signal levels on the D<sub>POUT</sub> and D<sub>MOUT</sub> pins. The preloaded charger emulation profiles include ones compatible with YD/T-1591 (2009), 12W charging, Samsung and many RIM portable devices. Other levels, sequences and protocols are configurable via the SMBus/l<sup>2</sup>C.

When a charger emulation profile is applied, a programmable timer for the emulation profile is started. When emulation timeout occurs, the UCS81003 checks the  $I_{BUS}$  current against a programmable threshold. If the current is above the threshold, the charger emulation profile is accepted and the associated current limiting mode is applied. No active USB data communication is possible when charging in this mode (by default – see Section 10.4.5 "High-Speed Switch Configuration Register").

<sup>© 2014-2018</sup> Microchip Technology Inc.

## 9.8.1 EMULATION RESET

Prior to applying any of the charger emulation profiles, the UCS81003 performs an Emulation Reset. This means that the UCS81003 resets the V<sub>BUS</sub> line by disconnecting the port power switch and connecting V<sub>BUS</sub> to ground via an internal 100 $\Omega$  resistor for t<sub>DISCHARGE</sub> time. The port power switch is held open for a time equal to t<sub>EM\_RESET</sub> at which point the port power switch is closed and the V<sub>BUS</sub> voltage is applied. The D<sub>POUT</sub> and D<sub>MOUT</sub> pins are pulled low using internal 15 k $\Omega$  pull-down resistors.

Note:	To help prevent possible damage to a
	portable device, the $D_{POUT}$ and $D_{MOUT}$
	pins have current limiting in place when
	the emulation profiles are applied.

#### 9.8.2 EMULATION CYCLING

In Dedicated Charger Emulation Cycle mode, the charger emulation profiles, if enabled, are applied in the following order:

- 1. Legacy 1
- 2. Legacy 2
- 3. Legacy 3
- 4. Legacy 4
- 5. Legacy 5
- 6. Legacy 6
- 7. Legacy 7
- Custom (disabled by default). If the CS\_FRST configuration bit is set, then the Custom charger emulation profile is tested first and the order proceeds as given.

If S0 = '0' and a portable device is not attached in DCE Cycle mode, the UCS81003 is cycling through charger emulation profiles (by default). There is no guarantee which charger emulation profile is applied first when a portable device is attached. The UCS81003 applies a charger emulation profile until one of the following exit conditions occurs:

- Current greater than I<sub>BUS\_CHG</sub> is detected flowing out of V<sub>BUS</sub> at the respective emulation timeout time. In this case, the profile is assumed to be accepted and no other profiles is applied.
- The respective emulation timeout ( $t_{EM\_TIMEOUT}$ ) time is reached without current that exceeds the  $I_{BUS\_CHG}$  limit flowing out of  $V_{BUS}$  (the emulation timeout is enabled by default, see Section 10.4.2 "Emulation Configuration Register" and Register 10-35). The profile is assumed to be rejected, and the UCS81003 performs the Emulation Reset and applies the next profile, if any.

Emulation timeouts can be programmed for each charger emulation profile (see Section 10.11 "Preloaded Emulation Timeout Configuration Registers" and Register 10-35).

#### 9.8.3 DCE CYCLE RETRY

If none of the charger emulation profiles cause a charge current to be drawn, the UCS81003 performs the Emulation Reset and cycles through the profiles again if the EM\_RETRY bit is set (default – see Section 10.4.2 "Emulation Configuration Register"). The UCS81003 continues to cycle through the profiles as long as charging current is not drawn and the PWR\_EN control is enabled. If the Emulation Retry is not enabled, the UCS81003 flags "No Handshake" and end the DCE Cycle using Trip Current Limiting.

## 9.9 Current Limit Mode Associations

The UCS81003 closes the port power switch and use the Current Limiting mode as shown in Table 9-2.

Active Mode	Current Limit Mode (See Section 10.14 "Current Limiting Behavior Configuration Registers")
Data Pass-Through	Trip mode
BC1.2 SDP	Trip mode
BC1.2 CDP	CC mode if I <sub>LIM</sub> < 1.68A, otherwise, Trip mode
BC1.2 DCP	CC mode if I <sub>LIM</sub> < 1.68A, otherwise, Trip mode
DCE Cycle	
During DCE Cycle when a charger emulation profile is being applied and the emulation timeout is active	CC mode if I <sub>LIM</sub> < 1.68A, otherwise, Trip mode

Note 1: As noted in the last three rows in Table 9-2, under those specific conditions with I<sub>LIM</sub> < 1.68A, it is the relationship of I<sub>LIM</sub> and I<sub>BUS\_R2MIN</sub> that determines the current limiting mode. In these cases, the value of I<sub>BUS\_R2MIN</sub> is determined by CS\_R2\_IMIN<2:0> bits 4-2 in the Custom Current Limiting Behavior Configuration register – 51h (Register 10-49).

#### TABLE 9-2: CURRENT LIMIT MODE OPTIONS

#### TABLE 9-2: CURRENT LIMIT MODE OPTIONS (CONTINUED)

Active Mode	Current Limit Mode (See Section 10.14 "Current Limiting Behavior Configuration Registers")
Legacy 3 charger emulation profile accepted or the emulation timeout is disabled	CC mode if I <sub>LIM</sub> < 1.68A, otherwise, Trip mode
Legacy 1, Legacy 2 or Legacy 4 – Legacy 7 charger emulation profile accepted or the emulation timeout is disabled	Trip mode if $I_{BUS_{R2MIN}} < I_{LIM}$ or $I_{LIM} > 1.68A$ (normal operation), otherwise, CC mode (see Register 10-49)
Custom charger emulation profile accepted or the emulation timeout is disabled	Trip mode if I <sub>BUS_R2MIN</sub> < I <sub>LIM</sub> or I <sub>LIM</sub> > 1.68A (normal operation), otherwise, CC mode (see Register 10-49)
No handshake (DCE Cycle with Emulation Retry not enabled)	Trip mode if IBUS_R2MIN < I <sub>LIM</sub> or I <sub>LIM</sub> > 1.68A (normal operation), otherwise, CC mode (see Register 10-49)

Note 1: As noted in the last three rows in Table 9-2, under those specific conditions with I<sub>LIM</sub> < 1.68A, it is the relationship of I<sub>LIM</sub> and I<sub>BUS\_R2MIN</sub> that determines the current limiting mode. In these cases, the value of I<sub>BUS\_R2MIN</sub> is determined by CS\_R2\_IMIN<2:0> bits 4-2 in the Custom Current Limiting Behavior Configuration register – 51h (Register 10-49).

#### 9.10 No Handshake

In DCE Cycle mode with emulation retry disabled, a "No Handshake" condition is flagged. The NO\_HS status bit stays set (see Register 10-5) when the end of the DCE Cycle is reached without a handshake and without drawing current.

All signatures/handshaking placed on the  $D_{POUT}$  and  $D_{MOUT}$  pins are removed. The UCS81003 operates with the high-speed switch opened or closed as determined by the high-speed switch configuration, and uses Trip or Constant Current Limiting as determined by the  $I_{BUS}$ \_R2MIN setting (CS\_R2\_IMIN<2:0> bits 4-2 in the Custom Current Limiting Behavior Configuration register 51h).

The portable devices that can cause this are generally the ones that pull up  $D_{POUT}$  to some voltage and leave it there, or apply the wrong voltage.

#### 9.11 Preloaded Charger Emulation Profiles

The following charger emulation profiles are resident to the UCS81003:

- · Legacy 1 Charger Emulation Profile
- · Legacy 2, 4, 5, and 7 Charger Emulation Profiles
- · Legacy 3 Charger Emulation Profile
- Legacy 6 Charger Emulation Profile
- BC1.2 CDP Charger Emulation Profile
- BC1.2 DCP Charger Emulation Profile

#### 9.11.1 LEGACY 1 CHARGER EMULATION PROFILE

Legacy 1 Charger Emulation Profile does the following:

- 1. The UCS81003 applies 900 mV to both the  $\rm D_{POUT}$  and the  $\rm D_{MOUT}$  pins.
- 2. V<sub>BUS</sub> voltage is applied.

- 3. If the portable device draws more than  $I_{BUS_CHG}$  current when the  $t_{EM_TIMEOUT}$  timer expires, the UCS81003 accepts that the currently applied profile is the correct charger emulation profile for the attached portable device. Charging commences. The voltages applied to the D<sub>POUT</sub> and D<sub>MOUT</sub> pins remains in place (unless EM\_RESP is set to 0b). The UCS81003 begins to operate in Trip mode or CC mode as determined by the I<sub>BUS\_R2MIN</sub> setting (see Section 10.14 "Current Limiting Behavior Configuration Registers").
- 4. If the portable device does not draw more than  $I_{BUS\_CHG}$  current when  $t_{EM\_TIMEOUT}$  timer expires, the UCS81003 stops the currently applied charger emulation profile. This causes all voltages put onto the  $D_{POUT}$  and  $D_{MOUT}$  pins to be removed. Emulation Reset occurs, and the UCS81003 initiates the next charger emulation profile.

#### 9.11.2 LEGACY 2, 4, 5, AND 7 CHARGER EMULATION PROFILES

Legacy 2, 4, 5, and 7 Charger Emulation Profiles follow the same pattern of operation, although the voltage that is applied on the  $D_{POUT}$  and  $D_{MOUT}$  pins varies. The profiles do the following:

- The UCS81003 applies a voltage on the D<sub>POUT</sub> pin using either a current-limited voltage source or a voltage divider between V<sub>BUS</sub> and ground with the center tap on the D<sub>POUT</sub> pin.
- 2. The UCS81003 applies a possibly different voltage on the  $D_{MOUT}$  pin, using either a current-limited voltage source or a voltage divider between  $V_{BUS}$  and ground, with the center tap on the  $D_{MOUT}$  pin.
- 3. V<sub>BUS</sub> voltage is applied.

- 4. If the portable device draws more than  $I_{BUS_CHG}$  current when the  $t_{EM_TIMEOUT}$  timer expires, the UCS81003 accepts that the currently applied profile is the correct charger emulation profile for the attached portable device. Charging commences. The voltages applied to the D<sub>POUT</sub> and D<sub>MOUT</sub> pins remain in place (unless EM\_RESP is set to 0b). The UCS81003 begins operating in Trip mode or CC mode as determined by the I<sub>BUS\_R2MIN</sub> setting (see Section 10.14 "Current Limiting Behavior Configuration Registers").
- 5. If the portable device does not draw more than  $I_{BUS\_CHG}$  current when  $t_{EM\_TIMEOUT}$  timer expires, the UCS81003 stops the currently applied charger emulation profile. This causes all voltages put onto the  $D_{POUT}$  and  $D_{MOUT}$  pins to be removed. Emulation Reset occurs, and the UCS81003 initiates the next charger emulation profile.

Additionally, the user may build a charger emulation profile by determining the voltage and resistance characteristics that are placed on each of the  $D_{POUT}$  and  $D_{MOUT}$  pins. See Section 9.12 "Custom Charger Emulation Profile".

#### 9.11.3 LEGACY 3 CHARGER EMULATION PROFILE

The Legacy 3 Charger Emulation Profile does the following:

- 1. The UCS81003 connects a resistor ( $R_{DCP\_RES}$ ) between  $D_{POUT}$  and  $D_{MOUT}$ .
- 2. V<sub>BUS</sub> is applied.
- If the portable device draws more than I<sub>BUS\_CHG</sub> current when the t<sub>EM\_TIMEOUT</sub> timer expires (enabled by default), the UCS81003 accepts that this is the correct charger emulation profile for the attached portable device. Charging commences. The resistive short between the D<sub>POUT</sub> and D<sub>MOUT</sub> pins is left in place.
- 4. If the portable device does not draw more than  $I_{BUS\_CHG}$  current when  $t_{EM\_TIMEOUT}$  timer expires, the UCS81003 stops the Legacy 3 Charger Emulation. This causes resistive short between the  $D_{POUT}$  and  $D_{MOUT}$  pins to be removed. Emulation Reset occurs, and the UCS81003 initiates the next charger emulation profile.

## 9.11.4 LEGACY 6 CHARGER EMULATION PROFILE

The Legacy 6 Charger Emulation Profile does the following:

- 1. The UCS81003 applies a voltage on the  $\rm D_{POUT}$  pin using a voltage divider between  $\rm V_{BUS}$  and ground with the center tap on the  $\rm D_{POUT}$  pin.
- 2.  $V_{BUS}$  voltage is applied.
- If the portable device draws more than I<sub>BUS\_CHG</sub> current when the t<sub>EM\_TIMEOUT</sub> timer expires, the UCS81003 accepts that Legacy 6 is the correct charger emulation profile for the attached portable device. Charging commences. The voltage applied to the D<sub>POUT</sub> pin remains in place (unless EM\_RESP is set to 0b). The UCS81003 begins operating in Trip mode or CC mode as determined by the I<sub>BUS\_R2MIN</sub> setting (see Section 10.14 "Current Limiting Behavior Configuration Registers").
- 4. If the portable device does not draw more than  $I_{BUS\_CHG}$  current when  $t_{EM\_TIMEOUT}$  timer expires, the UCS81003 stops the Legacy 6 Charger Emulation Profile. This causes the voltage put onto the  $D_{POUT}$  pin to be removed. Emulation Reset occurs, and the UCS81003 initiates the next charger emulation profile.

## 9.12 Custom Charger Emulation Profile

The UCS81003 enables the user to create a Custom Charger emulation profile to handshake as any type of charger. This profile can be included in the DCE Cycle. In addition, it can be placed first or last in the profile sequence in the DCE Cycle. See Register 10-35.

The Custom charger emulation profile uses a number of registers to define stimuli and behaviors. The Custom Charger emulation profile uses three separate stimulus/response pairs that are detected and applied in sequence, enabling flexibility to build any of the preloaded emulation profiles, or tailor the profile to match a specific charger application.

For details, see Application Note 24.14 – "UCS1002 Fundamentals of Custom Charger Emulation".

## 10.0 REGISTER DESCRIPTION

The registers shown in Table 10-1 are accessible through the SMBus or  $I^2C$ . While in the Sleep state, the UCS81003 retains configuration and charge rationing data as indicated in the text. If a register does not indicate that data is retained in the Sleep power state, this information is lost when the UCS81003 enters the Sleep power state.

Register Address			Default Value	Page No.	
00h	Current Measurement	R	Stores the current measurement	00h	47
01h	Total Accumulated Charge High Byte	R	Stores the total accumulated charge delivered high byte	00h	48
02h	Total Accumulated Charge Middle High Byte	R	Stores the total accumulated charge delivered middle high byte	00h	48
03h	Total Accumulated Charge Middle Low Byte	R	Stores the total accumulated charge delivered middle low byte	00h	48
04h	Total Accumulated Charge Low Byte	R	Stores the total accumulated charge delivered low byte	00h	48
0Fh	Other Status	R	Indicates emulation status as well as the ALERT# and A_DET# pin status	00h	49
10h	Interrupt Status	See Register 10-3	Indicates why ALERT# pin asserted	00h	50
11h	General Status	R/R-C	Indicates general status	00h	51
12h	Profile Status 1	R	Indicates which charger emulation pro-	00h	52
13h	Profile Status 2	R	file is accepted	00h	53
14h	Pin Status	R	Indicates the pin states of the internal control pins	00h	54
15h	General Configuration	R/W	Controls basic functionality	01h	55
16h	Emulation Configuration	R/W	Controls emulation functionality	8Ch	56
17h	Switch Configuration	R/W	Controls advanced switch functions	04h	57
18h	Attach Detect Configuration	R/W	Controls Attach Detect functionality	46h	58
19h	Current Limit	R/W	Controls the maximum current limit	00h	60
1Ah	Charge Rationing Threshold High Byte	R/W	Controls the Current Threshold I <sub>THRESH</sub> used by the charge rationing circuitry	FFh	60
1Bh	Charge Rationing Threshold Low Byte	R/W	Controls the Current Threshold I <sub>THRESH</sub> used by the charge rationing circuitry	FFh	60
1Ch	Auto-Recovery Configura- tion	R/W	Controls the Auto-Recovery functionality	2Ah	61
1Eh	I <sub>BUS_CHG</sub> Configuration	R/W	Stores the limit for I <sub>BUS_CHG</sub> used to determine if emulation is successful	0Fh	62
1Fh	t <sub>DET_CHARGE</sub> Configuration	R/W	Stores bits that define the $\ensuremath{t_{\text{DET}_{\text{CHARGE}}}}$ time	03h	63
20h	BCS Emulation Enable	R/W	Enables BCS charger emulation profiles	16h	63
21h	Legacy Emulation Enable	R/W	Enables Legacy charger emulation profiles	00h	64
22h	BCS Emulation Timeout Config	R/W	Controls timeout for each BCS charger emulation profile	10h	65

 TABLE 10-1:
 REGISTER SET IN HEXADECIMAL ORDER

© 2014-2018 Microchip Technology Inc.

# UCS81003

Register Address	Register Name	R/W	Function	Default Value	Page No.
23h	Legacy Emulation Timeout Config 1	R/W	Controls timeout for Legacy charger emulation profiles 1 – 4	6Ch	65
24h	Legacy Emulation Timeout Config 2	R/W	Controls timeout for Legacy charger emulation profiles 5 – 7	01h	66
25h	High-Speed Switch Configuration	R/W	Controls when the high-speed switch is enabled	14h	59
30h	Applied Charger Emulation	R	Indicates which charger emulation profile is being applied	00h	67
31h	Preloaded Emulation Stimulus 1 – Config 1	R	Indicates the stimulus and timing for Stimulus 1	00h	67
32h	Preloaded Emulation Stimulus 1 – Config 2	R	Indicates the response and magnitude for Stimulus 1	26h	68
33h	Preloaded Emulation Stimulus 1 – Config 3	R	Indicates the threshold and pull-up/pull-down settings for Stimulus 1	00h	69
34h	Preloaded Emulation Stimulus 1 – Config 4	R	Indicates the resistor ratio for Stimulus 1	02h	70
35h	Preloaded Emulation Stimulus 2 – Config 1	R	Indicates the stimulus and timing for Stimulus 2	00h	71
36h	Preloaded Emulation Stimulus 2 – Config 2	R	Indicates the response and magnitude for Stimulus 2	09h	72
37h	Preloaded Emulation Stimulus 2 – Config 3	R	Indicates the threshold and pull-up/ pull-down settings for Stimulus 2	00h	73
38h	Preloaded Emulation Stimulus 2 – Config 4	R	Indicates the resistor ratio for Stimulus 2	04h	74
39h	Preloaded Emulation Stimulus 3 – Config 1	R	Indicates the stimulus and timing for Stimulus 3 ( <b>CDP only</b> )	00h	75
3Ah	Preloaded Emulation Stimulus 3 – Config 2	R	Indicates the response and magnitude for Stimulus 3 ( <b>CDP only</b> )	00h	76
3Bh	Preloaded Emulation Stimulus 3 – Config 3	R	Indicates the threshold and pull-up/ pull-down settings for Stimulus 3 ( <b>CDP only</b> )	00h	77
40h	Custom Emulation Config	R/W	Controls general configuration of the Custom charger emulation profile	01h	79
41h	Custom Stimulus/Response Pair 1 – Config 1	R/W	Sets the stimulus and timing for Stimulus 1	00h	80
42h	Custom Stimulus/Response Pair 1 – Config 2	R/W	Sets the response and magnitude for Stimulus 1	00h	81
43h	Custom Stimulus/Response Pair 1 – Config 3	R/W	Sets the threshold and pull-up/pull-down settings for Stimulus 1	00h	82
44h	Custom Stimulus/Response Pair 1 – Config 4	R/W	Sets the resistor ratio for Stimulus 1	00h	83
45h	Custom Stimulus/Response Pair 2 – Config 1	R/W	Sets the stimulus and timing for Stimulus 2	00h	84
46h	Custom Stimulus/Response Pair 2 – Config 2	R/W	Sets the response and magnitude for Stimulus 2	00h	85
47h	Custom Stimulus/Response Pair 2 – Config 3	R/W	Sets the threshold and pull-up/pull-down settings for Stimulus 2	00h	86
48h	Custom Stimulus/Response Pair 2 – Config 4	R/W	Sets the resistor ratio for Stimulus 2	00h	87

#### TABLE 10-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

Register Address	Register Name	R/W	Function	Default Value	Page No.
49h	Custom Emulation Stimulus 3 – Config 1	R/W	Sets the stimulus and timing for Stimulus 3	00h	88
4Ah	Custom Stimulus/Response Pair 3 – Config 2	R/W	Sets the response and magnitude for Stimulus 3	00h	89
4Bh	Custom Stimulus/Response Pair 3 – Config 3	R/W	Sets the threshold and pull-up/pull-down settings for Stimulus 3	00h	90
4Ch	Custom Stimulus/Response Pair 3 – Config 4	R/W	Sets the resistor ratio for Stimulus 3	00h	91
50h	Applied Current Limiting Behavior	R	Indicates the applied current limiting behavior	82h	92
51h	Custom Current Limiting Behavior Config	R/W	Controls the custom current limiting behavior	82h	93
FDh	Product ID	R	Stores a fixed value that identifies each product	4Eh	94
FEh	Manufacturer ID	R	Stores a fixed value that identifies Microchip	5Dh	94
FFh	Revision	R	Stores a fixed value that represents the revision number	82h	94

TABLE 10-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

During Power-On Reset (POR), the default values are stored in the registers. A POR is initiated when power is first applied to the part and the voltage on the  $V_{DD}$  supply surpasses the  $V_{DD_{TH}}$  level as specified in the electrical characteristics. Any reads to undefined registers returns 00h. Writes to undefined registers do not have an effect.

When a bit is set, this means that the user writes a logic '1' to it. When a bit is cleared, this means that the user writes a logic '0' to it.

# 10.1 Current Measurement Register (Address 00h)

Name	Bits	Address	Cof	Default
Current Measurement	8	00h	R	00h

The Current Measurement register stores the measured current value delivered to the portable device ( $I_{BUS}$ ). This value is updated continuously while the device is in the Active power state. The bit weights are in mA and the range is from 0 mA to 2988.6A (the maximum value corresponds to 255 LSB, where 1 LSB = 11.72 mA).

This data is cleared when the device enters the Sleep or Detect states. This data is also cleared whenever the port power switch is turned OFF (including during emulation or any time that  $V_{BUS}$  is discharged).

#### 10.2 Total Accumulated Charge Registers

Name	Bits	Address	Cof	Default
Total Accumulated Charge High Byte	8	01h	R	00h
Total Accumulated Charge Middle High	8	02h	R	00h
Total Accumulated Charge Middle Low Byte	8	03h	R	00h
Total Accumulated Charge Low Byte	8	04h	R	00h

The Total Accumulated Charge registers store the total accumulated charge delivered from the  $V_S$  source to a portable device. The bit weighting of the registers is given in mAh. The register value is reset to 00\_00h only when the RTN\_RST bit is set or if the RTN\_EN bit is cleared. This value is retained when the device transitions out of the Active state and resumes accumulation if the device returns to the Active state and charge rationing is still enabled.

These registers are updated every one (1) second while the UCS81003 is in the Active power state. Whenever the value is updated, it is compared against the target value in the Charge Rationing Threshold registers (see Section 10.6 "Charge Rationing Threshold Registers").

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
ACC<25>	ACC<24>	ACC<23>	ACC<22>	ACC<21>	ACC<20>	ACC<19>	ACC<18>
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
ACC<17>	ACC<16>	ACC<15>	ACC<14>	ACC<13>	ACC<12>	ACC<11>	ACC<10>
bit 23		-					bit 1
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
ACC<9>	ACC<8>	ACC<7>	ACC<6>	ACC<5>	ACC<4>	ACC<3>	ACC<2>
bit 15							bit 8
R-0	R-0	R-x	R-x	R-x	R-x	R-x	R-x
ACC<1>	ACC<0>	—	—	—	—	—	—
bit 7							bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

#### REGISTER 10-1: TOTAL ACCUMULATED CHARGE REGISTER (ADDRESSES 01H - 04H)

bit 31-6 ACC<25:0>: Total Accumulated Charge

1 LSB = 0.00325 mAh

bit 5-0 Unimplemented

#### 10.3 Status Registers

Name	Bits	Address	Cof	Default
Other Status	8	0Fh	R	00h
Interrupt Status	8	10h	R/W	00h
General Status	8	11h	R/R-C	00h
Profile Status 1	8	12h	R	00h
Profile Status 2	8	13h	R	00h
Pin Status	8	14h	R	00h

The Status registers store bits that indicate error conditions as well as Attach Detection and Removal Detection. Unless otherwise noted, these bits operate as described when the UCS81003 is operating in Stand-Alone mode.

U-x	U-x	R-0	R-0	R-0	R-0	R-0	R-0
_	—	ALERT_PIN	ADET_PIN	CHG_ACT	EM_ACT	EM_STE	EP<1:0>
bit 7							bit
Legend:	1. 1. 14		.:.	11 11			
R = Readab -n = Value a		W = Writable k '1' = Bit is set	DIT	U = Unimpleme '0' = Bit is clear		x = Bit is unkno	
	IFUR	I – DILIS SEL			eu		JWII
bit 7-6	Unimpleme	ented					
bit 5	-		status of the A	LERT# pin. Th	is bit is set and	d cleared as the	e ALERT# pi
	changes sta						
		T# pin is asserte T# pin is release					
bit 4		•		ET# pin. When	set, indicates th	at the A DFT#	oin is asserte
				ET# pin change			
		T# pin is asserte					
bit 3	—	T# pin is release		hon IBUS N	and clo	arad whan IRI I	8 < 1
DIL 3	(Note 2)		malically set w	/hen IBUS > I <sub>BU</sub>	JS_CHG and clea		S < IBUS_CH
	1 = IBUS:	> I <sub>BUS_CHG</sub>					
	$0 = IBUS \cdot$	< I <sub>BUS_CHG</sub>					
bit 2				s in the Active s EL<3:0> (see <mark>Se</mark>			
				ly cleared. (Not			
		e is in Active sta		ng			
		e is not emulatir	•		n in arrowantly b	aina analiad b	
bit 1-0				us/response pai bits are set and			
	charger em			DCP charger en			
	Pair #3.	Applied. Waitin	a for current				
		ulus/Response #					
		ulus/Response #					
	00 = Stimu	ulus/Response #	#3 if applicable				
				ot present, the A	DET_PIN bit cy	cles if the curre	nt draw
		Irrent capacity of Thit does not in		witch. ortable device ha	as accented on	of the charger	emulation
				Charger Emulat		s of the onalyer	GINUIALION
		oit does not indi	cate that a port	able device has	accepted one of	of the emulation	profiles. Thi
		g the Dedicated					

## REGISTER 10-2: OTHER STATUS REGISTER (ADDRESS 0FH)

R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
ERR	DISCH_ERR	RESET	KEEP_OUT	TSD	OV_VOLT	BACK_V	OV_LIM
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	ERR: Indicates that an error is detected and the device has entered the Error state. Writing this bit to a '0' clears the Error state and enables the device to return to the Active state. When written to '0', all error conditions are checked. If all error conditions are removed, the UCS81003 returns to the Active state. This bit is automatically set by the UCS81003 when the Error state is entered. Regardless of the fault handling mechanism used, if any other bit is set in the Interrupt Status register (10h), the device does not leave the Error state. (Note 1 and Note 2) This bit is automatically cleared by the UCS81003 if the Auto-Recovery Fault Handling functionality is active and no error conditions are detected. Likewise, this bit is cleared when the PWR_EN control is disabled. 1 = One or more errors are detected, and the UCS81003 has entered the Error state. 0 = There are no errors detected.
bit 6	<b>DISCH_ERR:</b> Indicates that the UCS81003 is unable to discharge the V <sub>BUS</sub> node. This bit is cleared when read if the error condition is removed or if the ERR bit is cleared. This bit causes the ALERT# pin to be asserted and the device to enter the Error state. 1 = UCS81003 is unable to discharge the V <sub>BUS</sub> node. $0 = No V_{BUS}$ discharge error.
bit 5	<b>RESET:</b> Indicates that the UCS81003 is on reset and must be reprogrammed. This bit is set at power- up. This bit is cleared when read or when the PWR_EN control is toggled. The ALERT# pin is not asserted when this bit is set. This data is retained in the Sleep state. 1 = UCS81003 is on reset. 0 = Reset did not occur.
bit 4	<b>KEEP_OUT:</b> Indicates that the V-I output on the V <sub>BUS</sub> pins has dropped below V <sub>BUS_MIN</sub> . This bit is cleared when read if the error condition is removed or if the ERR bit is cleared. This bit causes the ALERT# pin to be asserted and the device to enter the Error state. $1 = V_{BUS} < V_{BUS_MIN}$ $0 = V_{BUS} > V_{BUS_MIN}$
bit 3	<b>TSD:</b> Indicates that the internal temperature has exceeded $T_{TSD}$ threshold and the device has entered the Error state. This bit is cleared when read if the error condition is removed or if the ERR bit is cleared. This bit causes the ALERT# pin to be asserted and the device to enter the Error state. 1 = Internal temperature > $T_{TSD}$ 0 = Internal temperature < $T_{TSD}$
bit 2	<b>OV_VOLT:</b> Indicates that the V <sub>S</sub> voltage has exceeded the V <sub>S_OV</sub> threshold and the device has entered the Error state. This bit is cleared when read, if the error condition is removed or if the ERR bit is cleared. This bit causes the ALERT# pin to be asserted and the device to enter the Error state. $1 = V_S > V_{S_OV}$ $0 = V_S < V_{S_OV}$
bit 1	<b>BACK_V:</b> Indicates that the V <sub>BUS</sub> voltage has exceeded the V <sub>S</sub> or V <sub>DD</sub> voltages by more than 150 mV. This bit is cleared when read if the error condition is removed or if the ERR bit is cleared. This bit causes the ALERT# pin to be asserted and the device to enter the Error state. $1 = V_{BUS} > V_S$ , or $V_{BUS} > V_{DD}$ by more than 150 mV $0 = V_{BUS}$ voltage did not exceed the V <sub>S</sub> and V <sub>DD</sub> voltages by more than 150 mV

#### REGISTER 10-3: INTERRUPT STATUS REGISTER (ADDRESS 10H) (CONTINUED)

- bit 0 **OV\_LIM:** Indicates that the I<sub>BUS</sub> current has exceeded both the I<sub>LIM</sub> threshold and the I<sub>BUS\_R2MIN</sub> threshold settings. This bit is cleared when read if the error condition is removed or if the ERR bit is cleared. This bit causes the ALERT# pin to be asserted and the device to enter the Error state.
  - $1 = I_{BUS} > I_{LIM}$  and  $I_{BUS R2MIN}$
  - 0 = I<sub>BUS</sub> did not exceed both I<sub>LIM</sub> threshold and the I<sub>BUS R2MIN</sub> threshold settings
- **Note 1:** If the Auto-Recovery Fault Handling is not used, the ERR bit must be written to a logic '0' to be cleared. It is also cleared when the PWR\_EN control is disabled.
  - **2:** Note that the ERR bit does not necessarily reflect the ALERT# pin status. The ALERT# pin may be cleared or asserted without the ERR bit changing states.

#### **REGISTER 10-4: GENERAL STATUS REGISTER (ADDRESS 11H)**

R-0	U-x	U-x	R-0	R-0	R-C	R-C	R-C
RATION	—	—	CC_MODE	TREG	LOW_CUR	REM	ATT
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
C = Clear on Read			

bit 7	<b>RATION:</b> Indicates that the UCS81003 has delivered the programmed amount of power to a portable device. If the RATION_BEH bits are set to interrupt the host, this bit causes the ALERT# pin to be asserted. This bit is cleared when read. This bit is also automatically cleared when the RTN_RST bit is set or the RTN_EN bit is cleared (see Section 10.4.1 "General Configuration Register").
	<ul> <li>1 = UCS81003 delivered the programmed amount of power to a portable device</li> <li>0 = UCS81003 did not deliver the programmed amount of power to a portable device</li> </ul>
bit 6-5	Unimplemented
bit 4	CC_MODE: Indicates that the I <sub>BUS</sub> current has exceeded I <sub>LIM</sub> . Current is in Region 2 (I <sub>BUS_R2MIN</sub> ).
	$1 = I_{BUS} > I_{LIM}$ $0 = I_{BUS} < I_{LIM}$
bit 3	<b>TREG:</b> Indicates that the internal temperature has exceeded T <sub>REG</sub> and that the current limit is reduced. This bit is cleared when read and does not cause the ALERT# pin to be asserted, unless the ALERT_LINK bit is set.
	<ul> <li>1 = Internal temperature &gt; T<sub>REG</sub></li> <li>0 = Internal temperature &lt; T<sub>REG</sub></li> </ul>
bit 2	<b>LOW_CUR:</b> Indicates that a portable device has reduced its charge current to below ~6.4 mA and may be finished charging. This bit is cleared when read and does not cause the ALERT# pin to be asserted, unless the ALERT_LINK bit is set.
	$1 = I_{BUS} < 6.4 \text{ mA}$ $0 = I_{BUS} > 6.4 \text{ mA}$
bit 1	<b>REM:</b> Indicates that a Removal Detection event has occurred and there is no longer a portable device present. This bit is cleared when read and does not cause the ALERT# pin to be asserted. It causes the A_DET# pin to be released.
	<ul> <li>1 = Removal Detected</li> <li>0 = No Removal Detected</li> </ul>
bit 0	<b>ATT:</b> Indicates that an Attach Detection event has occurred and there is a new portable device present. This bit is cleared when read and does not cause the ALERT# pin to be asserted. It causes the A_DET# pin to be asserted.
	<ul> <li>1 = Attach Detected</li> <li>0 = No Attach Detected</li> </ul>

<sup>© 2014-2018</sup> Microchip Technology Inc.

# UCS81003

#### 10.3.1 PROFILE STATUS 1 REGISTER

These bits are indicators only and do not cause the ALERT# pin or A\_DET# pin to change states.

The CUST, DCP, CDP and PT bits are cleared under the following circumstances:

- the PWR\_EN control is disabled
- a new Active mode is selected
- a Removal Detection event occurs.

#### REGISTER 10-5: PROFILE STATUS 1 REGISTER (ADDRESS 12H)

R-0 NO_HS bit 7 <b>Legend:</b> R = Readal -n = Value = bit 7	ble bit W = V	t is automati at the end o emulation p hat the V <sub>S</sub> v	et during the cally cleared of the DCE C rofile is appl voltage is bel	whenever a new Cycle. lied	ared rger Emulation		ction 9.10 "No
bit 7 <b>Legend:</b> R = Reada -n = Value a bit 7 bit 6-5	<b>NO_HS:</b> The NO_HS <b>Handshake</b> "). This bit 1 = No handshake a 0 = A new charger a <b>Unimplemented</b> <b>VS_LOW:</b> Indicates to $0 = V_S < V_S UVLO$	Bit is set bit is only s t is automati at the end c emulation p that the V <sub>S</sub> v	et during the cally cleared of the DCE C rofile is appl	U = Unimplen '0' = Bit is clea Dedicated Cha whenever a new Cycle. lied	nented bit ared rger Emulation	x = Bit is unk Cycle (see <b>Sec</b>	bit 0 nown
<b>Legend:</b> R = Reada -n = Value : bit 7 bit 6-5	<b>NO_HS:</b> The NO_HS <b>Handshake</b> "). This bit 1 = No handshake a 0 = A new charger a <b>Unimplemented</b> <b>VS_LOW:</b> Indicates to $0 = V_S < V_S UVLO$	Bit is set bit is only s t is automati at the end c emulation p that the V <sub>S</sub> v	et during the cally cleared of the DCE C rofile is appl voltage is bel	'0' = Bit is clea e Dedicated Cha whenever a new Cycle. lied	ared rger Emulation	Cycle (see <mark>Sec</mark>	nown ction 9.10 "No
R = Readal -n = Value : bit 7 bit 6-5	<b>NO_HS:</b> The NO_HS <b>Handshake</b> "). This bit 1 = No handshake a 0 = A new charger a <b>Unimplemented</b> <b>VS_LOW:</b> Indicates to $0 = V_S < V_S UVLO$	Bit is set bit is only s t is automati at the end c emulation p that the V <sub>S</sub> v	et during the cally cleared of the DCE C rofile is appl voltage is bel	'0' = Bit is clea e Dedicated Cha whenever a new Cycle. lied	ared rger Emulation	Cycle (see <mark>Sec</mark>	ction 9.10 "No
R = Readal -n = Value : bit 7 bit 6-5	<b>NO_HS:</b> The NO_HS <b>Handshake</b> "). This bit 1 = No handshake a 0 = A new charger a <b>Unimplemented</b> <b>VS_LOW:</b> Indicates to $0 = V_S < V_S UVLO$	Bit is set bit is only s t is automati at the end c emulation p that the V <sub>S</sub> v	et during the cally cleared of the DCE C rofile is appl voltage is bel	'0' = Bit is clea e Dedicated Cha whenever a new Cycle. lied	ared rger Emulation	Cycle (see <mark>Sec</mark>	ction 9.10 "No
<u>-n = Value</u> bit 7 bit 6-5	<b>NO_HS:</b> The NO_HS <b>Handshake</b> "). This bit 1 = No handshake a 0 = A new charger a <b>Unimplemented</b> <b>VS_LOW:</b> Indicates to $0 = V_S < V_S UVLO$	Bit is set bit is only s t is automati at the end c emulation p that the V <sub>S</sub> v	et during the cally cleared of the DCE C rofile is appl voltage is bel	'0' = Bit is clea e Dedicated Cha whenever a new Cycle. lied	ared rger Emulation	Cycle (see <mark>Sec</mark>	ction 9.10 "No
bit 7 bit 6-5	<b>NO_HS:</b> The NO_HS Handshake"). This bit 1 = No handshake a 0 = A new charger of <b>Unimplemented</b> <b>VS_LOW:</b> Indicates to OFF. This bit is autom 1 = V <sub>S</sub> < V <sub>S UVLO</sub>	bit is only s t is automati at the end o emulation p that the V <sub>S</sub> v	cally cleared of the DCE C profile is appl voltage is bel	Dedicated Cha whenever a new Cycle. lied	rger Emulation	Cycle (see <mark>Sec</mark>	ction 9.10 "No
bit 6-5	Handshake"). This bit 1 = No handshake a 0 = A new charger a Unimplemented VS_LOW: Indicates t OFF. This bit is autom 1 = V <sub>S</sub> < V <sub>S UVLO</sub>	t is automati at the end o emulation p hat the V <sub>S</sub> v	cally cleared of the DCE C profile is appl voltage is bel	whenever a new Cycle. lied			
	<b>VS_LOW:</b> Indicates t OFF. This bit is auton $1 = V_S < V_S UVLO$	hat the V <sub>S</sub> v natically cle	/oltage is bel	low the V-			
	OFF. This bit is auton 1 = V <sub>S</sub> < V <sub>S UVLO</sub>	hat the V <sub>S</sub> v natically cle	oltage is bel	low the V-			
bit 4			ared when t	the V <sub>S</sub> voltage is	, threshold and s above the V <sub>S</sub>	the port power _ <sub>UVLO</sub> threshol	switch is held ld.
bit 3	CUST: Indicates that Custom Charger Emu Emulation Profile con "Custom Emulation determined by the C Limiting Behavior C 1 = Custom Profile 0 = No Custom Pro	ulation Profi ifiguration, t n Configur ustom curre Configurati handshake	ile during the the high-spe ration Regis ent limiting to on Register complete	DCE Cycle and ed switch may e sters"). The po pehavior setting	l is charging. Ba either be open c ort power swit	ased on the Cu or closed (see <b>\$</b> ch_current_lim	istom Charger Section 10.13 iting mode is
bit 2	DCP: Indicates that charging. The high-sp Switch Configuration 1 = DCP handshake 0 = No DCP handsh	peed switch on Register e complete	n is controlle	d via the HSW_	DCE bit (see S	ection 10.4.5	"High-Speed
bit 1	CDP: Indicates that charger emulation pro- uses Trip Current Lim 1 = CDP handshake 0 = No CDP handsh	ofile and is niting. e complete					
bit 0	<b>PT:</b> Indicates that the high-speed switch is 1 = UCS81003 is in 0 = UCS81003 is not set to the term of te	closed, and the Data F	d the port po Pass-Throug	wer switch uses h or BC1.2 SDF	Trip Current L Active mode.	imiting. (Note	
	The NO_HS bit does no (indicating a handshake) lation profile if a portable other Profile Status regis When the UCS81003 is	) and a por e device do ster bits are	table device es not hands e set.	not charge. Thi shake with it. Th	s bit is set at th his bit is not set	e end of each at the same ti	charger emu- me that any

2: When the UCS81003 is configured as a Data Pass-Through and a Removal event and then an Attach event occur without changing the Active mode, the PT bit is not set again even though the UCS81003 is still operating as a Data Pass-Through as configured. Toggling the M1 control re-enables the PT status bit.

#### 10.3.2 PROFILE STATUS 2 REGISTER

These bits indicate which profile is accepted. These bits are indicators only and do not cause the ALERT# pin or A\_DET# pin to change states.

These bits are cleared under the following circumstances:

- the PWR\_EN control is disabled
- a new Active mode is selected
- a Removal Detection event occurs.

#### **REGISTER 10-6: PROFILE STATUS 2 REGISTER (ADDRESS 13H)**

U-x	R-0						
—	LG7	LG6	LG5	LG4	LG3	LG2	LG1
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7 Unimplemented

	- · · · · · · · · · · · · · · ·
bit 6	<ul> <li>LG7: Indicates that the portable device successfully performed a handshake with the Legacy 7 charger emulation profile and is charging. The high-speed switch is controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").</li> <li>1 = Handshake successful with the Legacy 7 charger emulation profile and charging.</li> <li>0 = Not charging with Legacy 7 charger emulation profile.</li> </ul>
bit 5	LG6: Indicates that the portable device successfully performed a handshake with the Legacy 6 charger emulation profile and is charging. The high-speed switch is controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Lim- iting Behavior Configuration Register"). 1 = Handshake successful with the Legacy 6 charger emulation profile and charging. 0 = Not charging with Legacy 6 charger emulation profile.
bit 4	LG5: Indicates that the portable device successfully performed a handshake with the Legacy 5 charger emulation profile and is charging. The high-speed switch is controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register"). 1 = Handshake successful with the Legacy 5 charger emulation profile and charging.
bit 3	<ul> <li>0 = Not charging with Legacy 5 charger emulation profile.</li> <li>LG4: Indicates that the portable device successfully performed a handshake with the Legacy 4 charger emulation profile and is charging. The high-speed switch is controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").</li> <li>1 = Handshake successful with the Legacy 4 charger emulation profile and charging.</li> </ul>
bit 2	<ul> <li>0 = Not charging with Legacy 4 charger emulation profile.</li> <li>LG3: Indicates that the portable device successfully performed a handshake with the Legacy 3 charger emulation profile and is charging. The high-speed switch is controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").</li> </ul>

1 = Handshake successful with the Legacy 3 charger emulation profile and charging.

0 = Not charging with Legacy 3 charger emulation profile.

#### REGISTER 10-6: PROFILE STATUS 2 REGISTER (ADDRESS 13H) (CONTINUED)

- bit 1 LG2: Indicates that the portable device successfully performed a handshake with the Legacy 2 charger emulation profile and is charging. The high-speed switch is controlled via the HSW\_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").
  - 1 = Handshake successful with the Legacy 2 charger emulation profile and charging.
  - 0 = Not charging with Legacy 2 charger emulation profile.
- bit 0 LG1: Indicates that the portable device successfully performed a handshake with the Legacy 1 charger emulation profile and is charging. The high-speed switch is controlled via the HSW\_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").
  - 1 = Handshake successful with the Legacy 1 charger emulation profile and charging.
  - 0 = Not charging with Legacy 1 charger emulation profile.

#### 10.3.3 PIN STATUS REGISTER

The Pin Status register reflects the current pin state of the external control pins and identifies the power state. These bits are linked to the X\_SET bits (see Section 10.4.3 "Switch Configuration Register").

#### REGISTER 10-7: PIN STATUS REGISTER (ADDRESS 14H)

U-x	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	PWR_EN_PIN	M2_PIN	M1_PIN	EM_EN_PIN	SEL_PIN	PWR_ST	ATE<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7 Unimplemented

- bit 6 **PWR\_EN\_PIN:** Reflects the PWR\_EN control state. This bit is set and automatically cleared as the PWR\_EN pin/PWR\_ENS bit state changes.
  - 1 = PWR\_EN is Logic 1
  - 0 = PWR\_EN is Logic 0
- bit 5 **M2\_PIN:** Reflects the M2 pin state. This bit is set and automatically cleared as the M2 pin/M2\_SET state changes.
  - 1 = M2 is Logic 1
  - 0 = M2 is Logic 0
- bit 4 **M1\_PIN:** Reflects the M1 pin state. This bit is set and automatically cleared as the M1 pin/M1\_SET state changes.
  - 1 = M1 is Logic 1
  - 0 = M1 is Logic 0
- bit 3 **EM\_EN\_PIN:** Reflects the EM\_EN pin state. This bit is set and automatically cleared as the EM\_EN pin/EM\_EN\_SET state changes.
  - 1 = EM EN is Logic 1
  - $0 = EM_EN \text{ Logic } 0$
- bit 2 **SEL\_PIN:** Reflects the polarity settings determined by the SEL pin decode. This bit is set or automatically cleared upon device power-up as the SEL pin is decoded.
  - 1 = The PWR\_EN control is active-high
  - 0 = The PWR\_EN control is active-low

#### REGISTER 10-7: PIN STATUS REGISTER (ADDRESS 14H) (CONTINUED)

- bit 1-0 **PWR\_STATE<1:0>:** Indicates the current power state. These bits are set and automatically cleared as the power state changes. (Note 1)
  - 00 = Sleep
  - 01 = Detect
  - 10 = Active
  - 11 = Error
- Note 1: Accessing the SMBus/I<sup>2</sup>C causes the UCS81003 to leave the Sleep state. As a result, the PWR\_STATE<1:0> bits are never read as 00b.

## 10.4 Configuration Registers

Name	Bits	Address	Cof	Default
General Configuration	8	15h	R/W	01h
Emulation Configuration	8	16h	R/W	8Ch
Switch Configuration	8	17h	R/W	04h
Attach Detect Configuration	8	18h	R/W	46h
High-Speed Switch Configuration	8	25h	R/W	14h

The Configuration registers control basic device functionality.

## 10.4.1 GENERAL CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

#### REGISTER 10-8: GENERAL CONFIGURATION REGISTER (ADDRESS 15H)

clears the RATION status bit (if set).

R/W-0	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
ALERT_MASK	—	ALERT_LINK	DSCHG	RTN_EN	RTN_RST	RATION	BEH<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<ul> <li>ALERT_MASK: Disables the ALERT# pin from asserting in the case of an error.</li> <li>1 = The ALERT# pin is not asserted in the event of an error condition.</li> <li>0 = The ALERT# pin is asserted if an error condition or an indicator event is detected.</li> </ul>
bit 6	Unimplemented
bit 5	<ul> <li>ALERT_LINK: Links the ALERT# pin to be asserted when the LOW_CUR and/or TREG bits are set.</li> <li>1 = The ALERT# pin is asserted if the LOW_CUR or TREG indicator bit is set.</li> <li>0 = The ALERT# pin is not asserted if the LOW_CUR or TREG indicator bit is set.</li> </ul>
bit 4	<b>DSCHG:</b> Forces the V <sub>BUS</sub> to reset and discharge when the UCS81003 is in the Active state. Writing this bit to a logic '1' causes the port power switch to be opened and the discharge circuitry to activate discharging V <sub>BUS</sub> . The port power switch remains open while this bit is '1'. This bit is not self-clearing.
bit 3	<ul> <li>RTN_EN: Ration Enable – enables charge rationing functionality and power monitoring.</li> <li>1 = Charge rationing is enabled (see Section 7.4 "Battery Full").</li> <li>0 = Charge rationing is disabled. The Total Accumulated Charge registers are cleared to 00_00h and current data is no longer accumulated. If the Total Accumulated Charge registers have reached the Charge Rationing Threshold (see Section 10.6 "Charge Rationing Threshold Registers"), the applied response is removed as though the charge rationing is placed on reset. This also</li> </ul>

© 2014-2018 Microchip Technology Inc.

#### **REGISTER 10-8: GENERAL CONFIGURATION REGISTER (ADDRESS 15H) (CONTINUED)**

- bit 2 **RTN\_RST:** Ration Reset resets the charge rationing functionality. When this bit is set to '1', the Total Accumulated Charge registers are reset to 00\_00h. In addition, when this bit is set, the RATION status bit is cleared and, if there are no other errors or active indicators, the ALERT# pin is released.
  - 1 = EM\_EN is Logic 1
  - $0 = EM_EN \text{ is Logic } 0$
- bit 1-0 **RATION\_BEH<1:0>:** Controls the behavior when the power rationing threshold is reached as shown in Table 7-1.
  - 00 = Report
  - 01 = Report and Disconnect
  - 10 = Disconnect and Go to Sleep
  - 11 = Ignore

#### 10.4.2 EMULATION CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

#### REGISTER 10-9: EMULATION CONFIGURATION REGISTER (ADDRESS 16H)

R/W-1	U-x	U-x	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
DIS_TO	—	—	EM_TO_DIS	EM_RETRY	EM_RESP	EM_RESET	_TIME<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 7 **DIS\_TO:** Disable Timeout Disables the Timeout and Idle Reset functionality (see Section 11.2.1.6 "SMBus Timeout and Idle Reset").
  - 1 = The Timeout and Idle Reset functionality is disabled. This is used for  $I^2C$  compliance.
  - 0 = The Timeout and Idle Reset functionality is enabled.

#### bit 6-5 Unimplemented

- bit 4 **EM\_TO\_DIS:** Emulation Timeout Disable disables the emulation circuitry timeout for all charger emulation profiles in the DCE Cycle. There is a separate bit to enable/disable the emulation timeout for the Custom Charger Emulation profile (Register 10-35); however, if the EM\_TO\_DIS bit is set, the emulation timeout is also disabled for the Custom charger emulation profile. (Note 1)
  - 1 = Emulation timeout is disabled during the DCE Cycle. The applied charger emulation profile does not exit as a result of an emulation timeout event. The I<sub>BUS</sub> current is continuously checked and if it exceeds the I<sub>BUS\_CHG</sub> threshold for any reason, the charger emulation profile is accepted.
  - 0 = Emulation timeout is enabled during the DCE Cycle. An individual charger emulation profile is applied and maintained for the duration of the t<sub>EM\_TIMEOUT</sub> value. When this timer expires, the UCS81003 determines whether the charger emulation profile is successful and takes appropriate action.
- bit 3 **EM\_RETRY:** Configures whether the DCE Cycle must be reset or restarted if it reaches the final profile without the portable device drawing charging current and accepting one of the profiles. This bit is only used if the UCS81003 is configured to emulate a dedicated charger.
  - 1 = Once the DCE Cycle is completed, it performs Emulation Reset and restarts from the first enabled charger emulation profile in the DCE Cycle.
  - 0 = Once the DCE Cycle is completed, it does not restart. The D<sub>POUT</sub> and D<sub>MOUT</sub> are left as High Z pins and the port power switch is closed. The Current Limiting mode is determined by the Custom Current Limiting Behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").

#### REGISTER 10-9: EMULATION CONFIGURATION REGISTER (ADDRESS 16H) (CONTINUED)

- bit 2 **EM\_RESP:** Leave Emulation Response enables the Dedicated Charger Emulation Cycle mode to hold the D<sub>POUT</sub> and D<sub>MOUT</sub> stimulus response after the UCS81003 has finished emulation using the Legacy, BC1.2 DCP, or Custom charger emulation profiles (Note 2).
  - 1 = If a portable device begins drawing charging current while the UCS81003 is applying the BC1.2 DCP, Custom or any of the Legacy charger emulation profiles during the DCE Cycle, the last response applied is kept in place until a Removal Detection event occurs, the internal temperature exceeds the  $T_{REG}$  value, or emulation is restarted. In the case of the BC1.2 DCP or Legacy 3 charger emulation profiles, this is the short ( $R_{DCP\_RES}$ ). In the case of the Legacy 1, Legacy 2 or Legacy 4-7 profiles, this is the  $D_{POUT}$  and  $D_{MOUT}$  pin voltages. If a portable device does not draw charging current, the DCE Cycle behaves normally.
  - 0 = The dedicated emulation circuitry behaves normally. It removes the short condition when the t<sub>EM\_TIMEOUT</sub> timer has expired, regardless if the portable device has drawn charging current or not.
- bit 1-0 EM\_RESET\_TIME<1:0>: Determines the length of the t<sub>EM\_RESET</sub> time (see Section 9.8.1 "Emulation Reset") as shown below. The value selected does not include discharge time; however, this value plus discharge result in the actual reset time.
  - 00 **= 50 ms**
  - 01 **= 75 ms**
  - 10 = **125 ms**
  - 11 = **175 ms**
- **Note 1:** If the EM\_TO\_DIS bit is set and the Legacy 2, Legacy 4 or Custom charger emulation profiles are accepted during the DCE cycle, a removal is not detected. To avoid this issue, re-enable the emulation timeout after applying any test profiles and charging with the final profile.
  - 2: If the HSW\_DCE bit is set, the high-speed switch is closed regardless of the status of the EM\_RESP bit. Leaving the emulation response applied does not enable normal USB traffic. Therefore, prior to setting the HSW\_DCE bit, this bit must be cleared.

#### 10.4.3 SWITCH CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

#### REGISTER 10-10: SWITCH CONFIGURATION REGISTER (ADDRESS 17H)

R/W-0	U-x	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
PIN_IGN	—	EM_EN_SET	M2_SET	M1_SET	S0_SET	PWR_ENS	LATCHS
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 **PIN\_IGN:** Ignores the M1, M2, PWR\_EN, and EM\_EN pin states when determining the Active mode selection and power state.

- 1 = The Active mode selection and power state are set by the individual control bits and not by the M1, M2, PWR\_EN, and EM\_EN pin states. These pin states are ignored.
- = The Active mode selection and power state are set by the OR'd combination of the M1, M2, PWR\_EN, and EM\_EN pin states and the corresponding bit states.

#### bit 6 Unimplemented

- bit 5 **EM\_EN\_SET:** In conjunction with other controls, determines the Active mode that is selected (see Section 9.2 "Active Mode Selection") and power state (see Table 5-2). This bit is OR'd with the EM\_EN pin.
- bit 4 M2\_SET: In conjunction with other controls, determines the Active mode that is selected (see Section 9.2 "Active Mode Selection") and power state (see Table 5-2). This bit is OR'd with the M2 pin.
- bit 3 M1\_SET: In conjunction with other controls, determines the Active mode that is selected (see Section 9.2 "Active Mode Selection") and power state (see Table 5-2). This bit is OR'd with the M1 pin.

© 2014-2018 Microchip Technology Inc.

#### REGISTER 10-10: SWITCH CONFIGURATION REGISTER (ADDRESS 17H) (CONTINUED)

- bit 2 **S0\_SET:** In SMBus mode, enables the Attach and Removal Detection feature and affects the power state (see Section 9.2 "Active Mode Selection").
  - 1 = Detection is enabled. Also see Table 5-2.
  - 0 = Detection is not enabled. Also see Table 5-2.
- bit 1 **PWR\_ENS:** Controls whether the port power switch may be turned ON or not and affects the power state (see Section 5.3.4 "PWR\_EN Input"). This bit is OR'd with the PWR\_EN pin and the polarity of both are controlled by SEL pin decode. Thus, if the polarity is set to active-high, either the PWR\_EN pin or this bit must be '1' to enable the port power switch.
- bit 0 **LATCHS:** In SMBus mode, controls the fault handling routine that is used in case an error is detected (see Section 5.3.5 "Latch Input").
  - 1 = The UCS81003 latches its error conditions. In order for the device to return to normal Active state, the ERR bit must be cleared by the user.
  - 0 = The UCS81003 automatically retries when an error condition is detected.

#### 10.4.4 ATTACH DETECTION CONFIGURATION RESISTER

The contents of this register are retained in Sleep.

#### **REGISTER 10-11: ATTACH DETECTION CONFIGURATION REGISTER (ADDRESS 18H)**

R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0
RESERVED			DISCHG_TIM	/IE_SEL<1:0>	ATT_TH<1:0>		
bit 7				•			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 7-4 **RESERVED:** Do not change.
- bit 3-2 DISCHG\_TIME\_SEL<1:0>: Sets the t<sub>DISCHARGE</sub> time as follows:
  - 00 = 100 ms
  - 01 = 200 ms
  - 10 = 300 ms
  - 11 = 400 ms
- bit 1-0 ATT\_TH<1:0>: Determines the Attach Detection threshold (I<sub>DET\_QUAL</sub>) and Removal Detection thresholds (I<sub>REM\_QUAL\_DET</sub> and I<sub>REM\_QUAL\_ACT</sub>) as shown below. (Note 1)
  - 00 = 200 μA Attach, 100 μA Removal Threshold
  - 01 = 400 µA Attach, 300 µA Removal Threshold
  - 10 = 800 µA Attach, 700 µA Removal Threshold
  - 11 = 1000 µA Attach, 900 µA Removal Threshold
- **Note 1:** The removal threshold is different when operating in the Active power state versus when operating in the Detect power state.

## 10.4.5 HIGH-SPEED SWITCH CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

#### REGISTER 10-12: HIGH-SPEED SWITCH CONFIGURATION REGISTER (ADDRESS 25H)

U-x	U-x	U-x	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0
—	_	_	RESERVED	HSW_CUST	HSW_CDP	HSW_DET	HSW_DCE
bit 7							bit 0

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-5 Unimplemented

Logond

#### bit 4 **RESERVED:** Do not change.

bit 3 **HSW\_CUST:** Enables the USB high-speed data switch to be active during the Custom handshake. This control is checked at the beginning o

f charger emulation. Therefore, changing this control during emulation has no immediate effect. Upon restarting charger emulation (as a result of the EM\_RETRY bit being set, a Removal Detection event, or change of emulation controls), the high-speed switch is closed.

- 1 = The USB high-speed data switch is enabled while the Custom charger emulation profile is applied. Also, if the Custom charger emulation profile is accepted during the Dedicated Charger Emulation Cycle, the high-speed switch stays closed.
- 0 = The USB high-speed data switch is disabled while the Custom charger emulation profile is applied.

bit 2 **HSW\_CDP:** Enables the USB high-speed data switch to be active during the CDP handshake. This control is checked at the beginning of charger emulation. Therefore, changing this control during emulation has no immediate effect. Upon restarting charger emulation (as a result of a Removal Detection event or change of emulation controls), the high-speed switch is closed.

- 1 = The USB high-speed data switch is enabled during the CDP handshake.
- 0 = The USB high-speed data switch is disabled during the CDP handshake.
- bit 1 **HSW\_DET:** Enables the USB high-speed data switch to be active during the Detect power state. If the S0 control is set to '0', this bit is ignored.
  - 1 = The USB high-speed data switch is closed during the Detect power state.
  - 0 = The USB high-speed data switch is open during the Detect power state.
- bit 0 **HSW\_DCE:** Enables the USB high-speed data switch after the DCP charger emulation profile or one of the Legacy charger emulation profiles is accepted during the DCE Cycle and the portable device is charging. This bit is ignored if the UCS81003 is not in the Active state. This bit does not cause the high-speed switch to be closed during emulation when the DCP and Legacy profiles are applied, only after the DCP or a Legacy charger emulation profile is accepted.
  - 1 = The USB high-speed data switch is closed.
  - 0 = The USB high-speed data switch is open.

#### 10.5 Current Limit Register

Name	Bits	Address	Cof	Default
Current Limit	8	19h	R/W	00h

The Current Limit register controls the ILIM used by the port power switch. The default setting is based on the resistor on the COMM\_SEL/I<sub>LIM</sub> pin and this value cannot be changed to be higher than the hardware set value. The contents of this register are retained in Sleep.

#### REGISTER 10-13: CURRENT LIMIT REGISTER (ADDRESS 19H)

U-x	U-x	U-x	U-x	U-x	R/W-0	R/W-0	R/W-0
			—	—	I	_IM_SW<2:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-3 Unimplemented

.

bit 2-0 ILIM\_SW<2:0>: Sets the I<sub>LIM</sub> value as follows:

000 =	0.57A
001 =	1.00A
010 =	1.13A
011 =	1.35A
100 =	1.68A
101 =	2.05A
110 =	2.28A
111 =	2.85A (3.0A maximum)

**Note 1:** Unless otherwise indicated, the values specified above are the typical I<sub>LIM</sub> in the Table 1-2.

## 10.6 Charge Rationing Threshold Registers

Name	Bits	Address	Cof	Default
Charge Rationing Threshold High Byte	8	1Ah	R/W	FFh
Charge Rationing Threshold Low Byte	8	1Bh	R/W	FFh

The Charge Rationing Threshold registers set the maximum allowed charge that is delivered to a portable device. Whenever the Total Accumulated

Charge registers are updated, the value is checked against this limit. If the value meets or exceeds this limit, the RATION bit is set (see Section 10.4.1 "General Configuration Register") and action taken according to the RATION\_BEH<1:0> bits (see Section 10.4.1 "General Configuration Register").

The units are in mAh, with a range from 0 to  $\sim$ 218429. The contents of this register are retained in Sleep.

#### REGISTER 10-14: CHARGE RATIONING THRESHOLD (ADDRESS 1AH - 1BH)

| R/W-1             |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| CHTHR<15>         | CHTHR<14>         | CHTHR<13>         | CHTHR<12>         | CHTHR<11>         | CHTHR<10>         | CHTHR<9>          | CHTHR<8>          |
| bit 15            |                   |                   |                   |                   |                   |                   | bit 8             |
|                   |                   |                   |                   |                   |                   |                   |                   |
| R/W-1             |
| R/W-1<br>CHTHR<7> | R/W-1<br>CHTHR<6> | R/W-1<br>CHTHR<5> | R/W-1<br>CHTHR<4> | R/W-1<br>CHTHR<3> | R/W-1<br>CHTHR<2> | R/W-1<br>CHTHR<1> | R/W-1<br>CHTHR<0> |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-0 CHTHR<15:1>: Charge Rationing Threshold

LSB = 3.333 mAh

#### 10.7 Auto-Recovery Configuration Register

Name	Bits	Address	Cof	Default
Auto-Recovery Configuration	8	1Ch	R/W	2Ah

The contents of this register are retained in Sleep.

The Auto-Recovery Configuration register sets the parameters used when the Auto-Recovery Fault Handling algorithm is invoked (see Section 7.5.1 "Auto-Recovery Fault Handling").

Once the Auto-Recovery Fault Handling algorithm has checked the overtemperature and back-drive conditions, it sets the  $I_{LIM}$  value to  $I_{TEST}$  and then turns ON the port power switch and starts the  $t_{RST}$  timer. If after the timer has expired, the  $V_{BUS}$  voltage is less than  $V_{TEST}$ , then it is assumed that a short-circuit condition is present and the Error state is reset.

## REGISTER 10-15: AUTO-RECOVERY CONFIGURATION REGISTER (ADDRESS 1CH)

U-x	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0
—	TCYCLE<2:0>		TRST_SW<1:0>		VTST_SW<1:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7 Unimplemented

bit 6-4 **TCYCLE<2:0>:** Defines the delay (t<sub>CYCLE</sub>) after the Error state is entered before the Auto-Recovery Fault Handling algorithm is started as shown below.

	000 = 15 ms 001 = 20 ms 010 = 25 ms
	011 <b>= 30 ms</b>
	101 <b>= 40 ms</b>
	110 <b>= 45 ms</b>
	111 <b>= 50 ms</b>
bit 3-2	TRST_SW<1:0>: Sets the t <sub>RST</sub> time as shown as shown below.
	00 = 10 ms
	01 = <b>15 ms</b>
	10 = 20 ms
	11 = 25 ms
bit 1-0	VTST_SW<1:0>: Sets the V <sub>TEST</sub> value as shown below.
	00 = 250 mV
	01 = 500 mV
	10 <b>= 750 mV</b>
	11 = 1000 mV

#### 10.8 IBUS\_CHG Configuration Register

Name	Bits	Address	Cof	Default
IBUS_CHG Configuration	8	1Eh	R/W	0Fh

The IBUS\_CHG Configuration register sets the  $I_{BUS_CHG}$  current value. If current greater than  $I_{BUS_CHG}$  is detected flowing out of  $V_{BUS}$ , emulation is successful. The bit weights are in mA, and the range is from 11.72 mA to 175.8 mA.

The contents of this register are not retained in Sleep.

## REGISTER 10-16: IBUS\_CHG CONFIGURATION REGISTER (ADDRESS 1EH)

U-x	U-x	U-x	U-x	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—	ICHG<3>	ICHG<2>	ICHG<1>	ICHG<0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 Unimplemented

bit 3-0 ICHG<3:0>

1 LSB = 11.72 mA

## 10.9 TDET\_CHARGE Configuration Register

Name	Bits	Address	Cof	Default
TDET_CHARGE Configuration	8	1Fh	R/W	03h

The TDET\_CHARGE Configuration register controls the t<sub>DC\_TEMP</sub> and t<sub>DET\_CHARGE</sub> timing. The t<sub>DC\_TEMP</sub> timer is started whenever the temperature exceeds T<sub>REG</sub>. This timer is meant to give the system time to cool at the lower I<sub>LIM</sub> setting before changing I<sub>LIM</sub> again. The t<sub>DET\_CHARGE</sub> timer is started whenever the V<sub>BUS</sub> voltage is discharged and the bypass switch is reactivated. This timer is meant to be a time delay to enable the V<sub>BUS</sub> capacitor to charge before detecting an Attach Detection event.

If  $t_{\text{DET\_CHARGE}}$  time is increased greater than 800 ms, larger bus capacitors can be accommodated; however, with a portable device present and PWR\_EN disabled, a Removal Detection event and then another Attach Detection event occurs.

The contents of this register are retained in Sleep.

## REGISTER 10-17: TDET\_CHARGE CONFIGURATION REGISTER (ADDRESS 1FH)

U-x 	U-x —	U-x	R/W-0 DC_TEMF	R/W-0 P_SET<1:0>	R/W-0 DET_	R/W-1 CHARGE_SET	R/W-1 <2:0> bit (
Legend:		_	DC_TEM	P_SET<1:0>	DET_	CHARGE_SET	
.egend:	bit						bit (
-	hit						
-	bit						
R = Readable	hit						
	DIC	W = Writable bit		U = Unimpleme	nted bit		
n = Value at F	POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unk	nown
oit 7-5	Unimplement	ed					
oit 4-3	DC TEMP SE	ET<1:0>: Determin	es the too to	time as shown	n below.		
	$00 = 200 \mathrm{ms}$						
	01 = 400 ms						
	10 = 800 ms						
	11 = 1600 m	s					
oit 2-0	DET_CHARGI	E_SET<2:0>: Dete	rmines the t <sub>r</sub>	DET CHARGE time	as shown belov	v.	
	000 = 200 ms	6	_				
	001 = 400 ms	6					
	010 = 600 ms						
	011 = 800 ms						
	100 = 1000 m						
	101 = <b>1200</b> m						
	110 = 1400 m						
	111 = 2000 m	IS					
0.10 Prel	loaded Emu	lation Enable					
	jisters						

Name	Bits	Address	Cof	Default
BCS Emulation Enable	8	20h	R/W	16h
Legacy Emulation Enable	8	21h	R/W	00h

The Preloaded Emulation Enable registers enable the charger emulation profiles used by the emulation circuitry. The contents of these registers are retained in Sleep.

### REGISTER 10-18: BCS EMULATION ENABLE REGISTER (ADDRESS 20H)

U-x	U-x	U-x	R/W-1	U-x	R/W-1	R/W-1	R/W-0
_	—	—	DCP_EM_DIS	—		RESERVED	
bit 7			-				bit C
Legend:							
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimpleme	ented bit		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
-n = Value at POR		'1' = Bit is set		ʻ0' = Bit is clear	ed	x = Bit is unkr	nown
bit 7-5	Unimplement	ed					

bit 4	<ul> <li>DCP_EM_DIS: Disables the DCP charger emulation profile in the DCE Cycle. This bit is ignored if the M1, M2, and EM_EN control settings have selected the DCP mode (see Table 9-1).</li> <li>1 = The BC1.2 DCP charger emulation profile is not enabled during the DCE Cycle.</li> <li>0 = The BC1.2 DCP charger emulation profile is enabled during the Dedicated Charger Emulation Cycle.</li> </ul>
bit 3	Unimplemented
bit 2-0	RESERVED: Do not change.

© 2014-2018 Microchip Technology Inc.

U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	L7EM_DIS	L6EM_DIS	L5EM_DIS	L4EM_DIS	L3EM_DIS	L2EM_DIS	L1EM_DIS			
bit 7							bit 0			
Legend:										
R = Reada	able bit	W = Writable I	bit	U = Unimplem	ented bit					
-n = Value	at POR	'1' = Bit is set		ʻ0' = Bit is clea	red	x = Bit is unl	known			
bit 7	Unimplemen	ted								
bit 6	-	Disables the Leg	acv 7 charger e	mulation profile.						
	—	acy 7 charger e		•						
		jacy 7 charger e								
bit 5	L6EM_DIS: [	Disables the Leg	acy 6 charger e	mulation profile.						
	1 = The Leg	1 = The Legacy 6 charger emulation profile is not enabled.								
	0 = The Leg	jacy 6 charger e	mulation profile	is enabled.						
bit 4	L5EM_DIS: [	Disables the Leg	acy 5 charger e	mulation profile.						
		acy 5 charger e								
	-	jacy 5 charger e	-							
bit 3	—	L4EM_DIS: Disables the Legacy 4 charger emulation profile.								
		<ul> <li>1 = The Legacy 4 charger emulation profile is not enabled.</li> <li>0 = The Legacy 4 charger emulation profile is enabled.</li> </ul>								
L:1 0	-		-							
bit 2	—	L3EM_DIS: Disables the Legacy 3 charger emulation profile. 1 = The Legacy 3 charger emulation profile is not enabled.								
bit 1	-	<ul> <li>0 = The Legacy 3 charger emulation profile is enabled.</li> <li>L2EM_DIS: Disables the Legacy 2 charger emulation profile.</li> </ul>								
	_									
		acy 2 charger e								
bit 0	-	Disables the Leg	-							
	_	-		-						
		<ul> <li>1 = The Legacy 1 charger emulation profile is not enabled.</li> <li>0 = The Legacy 1 charger emulation profile is enabled.</li> </ul>								

## REGISTER 10-19: LEGACY EMULATION ENABLE REGISTER (ADDRESS 21H)

## 10.11 Preloaded Emulation Timeout Configuration Registers

Name	Bits	Address	Cof	Default
BCS Emulation Timeout Config	8	22h	R/W	10h
Legacy Emulation Timeout Config 1	8	23h	R/W	6Ch
Legacy Emulation Timeout Config 2	8	24h	R/W	01h

The Preloaded Emulation Timeout Configuration registers control the  $t_{EM\_TIMEOUT}$  setting that is applied whenever the indicated preloaded charger emulation profile is applied during the DCE Cycle. These settings are not used if the EM\_TO\_DIS bit is set.

The contents of this registers are retained in Sleep.

#### REGISTER 10-20: BCS EMULATION TIMEOUT CONFIG REGISTER (ADDRESS 22H)

U-x	U-x	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DCP_EM	1_TO<1:0>		RESERVED		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unkr			known

#### bit 7-6 Unimplemented

bit 5-4 **DCP\_EM\_TO<1:0>:** Defines the t<sub>EM\_TIMEOUT</sub> setting as shown below. This is applied when the BC1.2 DCP charger emulation profile is used during the DCE Cycle.

- 00 = **0.8**s
- 01 = **1.6s**
- 10 = 6.4s
- 00 **= 12.8s**

bit 3-0 **RESERVED:** Do not change.

#### REGISTER 10-21: LEGACY EMULATION TIMEOUT CONFIG 1 REGISTER (ADDRESS 23H)

R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
L1EM_	/_TO<1:0> L2EM_TO<1:0>		L3EM_T	<sup>-</sup> O<1:0>	L4EM_TO<1:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 7-6 L1EM\_TO<1:0>: Defines the t<sub>EM\_TIMEOUT</sub> setting as shown below. This is applied when the Legacy 1 charger emulation profile is used during the DCE Cycle. 00 = 0.8s

	01 = 1.6s 10 = 6.4s 11 = 12.8s
bit 5-4	L2EM_TO<1:0>: Defines the t <sub>EM_TIMEOUT</sub> setting as shown below. This is applied when the Legacy 2 charger emulation profile is used during the DCE Cycle. 00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s
bit 3-2	L3EM_TO<1:0>: Defines the t <sub>EM_TIMEOUT</sub> setting as shown below. This is applied when the Legacy 3 charger emulation profile is used during the DCE Cycle. 00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s
bit 1-0	L4EM_TO<1:0>: Defines the t <sub>EM_TIMEOUT</sub> setting as shown below. This is applied when the Legacy 4 charger emulation profile is used during the DCE Cycle. 00 = 0.8s 01 = 1.6s

10 = 6.4s 11 = 12.8s

© 2014-2018 Microchip Technology Inc.

U-x	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
		L5EM_TO<1:0>		L6EM_	L6EM_TO<1:0>		TO<1:0>
bit 7							bit (
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is un	known
bit 7-6	Unimplemente	-1					
bit 5-4		<ul> <li>Defines the t<sub>EI</sub></li> <li>is used during the set of the set</li></ul>		g as shown belov	w. This is applied	l when the Leg	jacy 5 charge
bit 3-2		<b>D&gt;:</b> Defines the t <sub>i</sub> e is used during ti		ng as shown belo	ow. This is applied	d when the Leo	gacy 6 charge
bit 1-0		Defines the t <sub>EI</sub> e is used during the is used during the is used during the isotropy of th		g as shown belov	w. This is applied	I when the Leg	gacy 7 charge

#### REGISTER 10-22: LEGACY EMULATION TIMEOUT CONFIG 2 REGISTER (ADDRESS 24H)

#### 10.12 Preloaded Emulation Configuration Registers

Name	Bits	Address	Cof	Default
Applied Charger Emulation	8	30h	R	00h
Preloaded Emulation Stimulus 1 – Config 1	8	31h	R	00h
Preloaded Emulation Stimulus 1 – Config 2	8	32h	R	26h
Preloaded Emulation Stimulus 1 – Config 3	8	33h	R	00h
Preloaded Emulation Stimulus 1 – Config 4	8	34h	R	02h
Preloaded Emulation Stimulus 2 Config 1	8	35h	R	00h
Preloaded Emulation Stimulus 2 – Config 2	8	36h	R	09h
Preloaded Emulation Stimulus 2 – Config 3	8	37h	R	00h
Preloaded Emulation Stimulus 2 – Config 4	8	38h	R	04h
Preloaded Emulation Stimulus 3 – Config 1	8	39h	R	00h
Preloaded Emulation Stimulus 3 – Config 2	8	3Ah	R	00h
Preloaded Emulation Stimulus 3 – Config 3	8	3Bh	R	00h

The Preloaded Emulation Configuration registers store the settings loaded from internal memory as required for the preloaded charger emulation profile that is actively being applied. These registers are read only.

The Legacy charger emulation profiles, the BC1.2 SDP and the BC1.2 DCP, do not use the Stimulus 3 Configuration registers (39h-3Bh). Whenever these charger emulation profiles are applied, registers 39h-3Bh are not updated and their contents must be ignored.

Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls are not updated and must be ignored. These settings are only used by the BC1.2 CDP and BC1.2 DCP charger emulation profiles.

The contents of registers 31h, 35h, and 39h are not retained in Sleep. These are updated as needed.

The contents of registers 32h, 33h, 34h, 36h, 37h, 38h, 3Ah, 3Bh, and 40h are retained in Sleep.

## 10.12.1 APPLIED CHARGER EMULATION REGISTER

The contents of this register are not retained in Sleep. The contents are updated as the charger emulation profile being applied changes.

DS20005334B-page 66

#### REGISTER 10-23: APPLIED CHARGER EMULATION REGISTER (ADDRESS 30H)

U-x	U-x	U-x	U-x	R-0	R-0	R-0	R-0	
_	_	—	_		PRE_EM	_SEL<3:0>		
bit 7							bit (	
Legend:								
R = Readal	ble bit	W = Writable b	bit	U = Unimpleme	nted bit			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unknown		
bit 7-4	Unimplem	ented						
bit 3-0	PRE_EM_S shown belo	SEL<3:0>: Indicate	es which of th	ie charger emulati	on profiles	is being active	ly applied as	
	0000 = E 0001 = E	Data Pass-Through 3C1.2 CDP	or BC1.2 SDF	0				

000.	- BOT:2 0DT
0010	= BC1.2 DCP
0013	= Legacy 1
0100	= Legacy 2
0103	= Legacy 3
0110	= Legacy 4
0111	= Legacy 5
1000	= Legacy 6
1003	= Legacy 7
1010	= Custom Profile
All o	ners = Not used

## REGISTER 10-24: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 1 REGISTER (ADDRESS 31H)

U-x	R-0	R-0	R-0 R-0 R-		R-0	R-0 R-0		
—	S1_TD_TYPE		S1_TD<2:0>		STIM1<2:0>			
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7 Unimplemented

bit 6 **S1\_TD\_TYPE:** Determines the behavior of the stimulus timer.

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is immediately applied and held for the duration of the timer, and then removed if the stimulus is removed.
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

bit 5-3

- **S1\_TD<2:0>:** Determines the stimulus 1 t<sub>STIM\_DEL</sub> value as shown below. 000 = 0 ms
- 000 = 0 ms
- 010 = 5 ms
- 011 = 10 ms
- 100 = 20 ms
- 101 = 40 ms
- 110 = 80 ms
- 111 **=100 ms**

© 2014-2018 Microchip Technology Inc.

#### REGISTER 10-24: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 1 REGISTER (ADDRESS 31H) (CONTINUED)

- bit 2-0 **STIM1<2:0>:** Determines the Stimulus 1 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV (UCS81003AM), or 470 mV (UCS81003AB), and only applies to the D<sub>POUT</sub> pin. This setting cannot be used for the D<sub>MOUT</sub> port.
  - 000 = V<sub>BUS</sub> voltage ready to be applied before port power switch is closed. Next stimulus does not wait for this to be removed.
  - 001 =  $D_{POUT}$  voltage is higher than the threshold (S1\_TH).
  - 010 = Window comparator. D<sub>POUT</sub> voltage is lower than the threshold (S1\_TH) and D<sub>POUT</sub> voltage higher than the fixed threshold.
  - 011 =  $D_{MOUT}$  voltage is higher than the threshold (S1\_TH).
  - 100 = **Do not use**.
  - 101 = Do not use.
  - 110 =  $D_{POUT}$  voltage is higher than the threshold (S1\_TH).
  - 111 = V<sub>BUS</sub> voltage is present after port power switch is closed. Next stimulus does not wait for this to be removed.

## REGISTER 10-25: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 32H)

R-0	R-0	R-1	R-0	R-0	R-1	R-1	R-0	
S1_R1MAG<3:0>				S1_R1<3:0>				
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 **S1\_R1MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response is selected. Data written to any field that is identified as "Do not use" is not accepted. The data is not updated and the settings remain set at the previous value.

 For S1\_R1 settings 0000-0011, the response is a voltage applied on the D<sub>POUT</sub>/D<sub>MOUT</sub> pins. The S1 R1MAG bits specify the voltage relative to ground:

_	•	, 0		· ·				
0000 =	Pull Down		0110 :	=	600 mV	1100	=	1800 mV
0001 =	400 mV		0111 :	=	700 mV	1101	=	2000 mV
0010 =	400 mV		1000 :	=	800 mV	1110	=	2200 mV
0011 =	400 mV		1001 :	=	900 mV	1111	=	Do not use
0100 =	400 mV		1010 :	=	1400 mV			
0101 =	500 mV		1011 :	=	1600 mV			
For S1_R	1 settings	0100, 0111, 11	01-111	1,	the response is a resistor con	nected	on	the D <sub>POUT</sub> /D <sub>N</sub>

 For S1\_R1 settings 0100, 0111, 1101-1111, the response is a resistor connected on the D<sub>POUT</sub>/D<sub>MOUT</sub> to GND or V<sub>BUS</sub>. The S1\_R1MAG bits specify the resistor value:

$0000 = 1.8  \mathrm{k}\Omega$	0110 = <b>40 k</b> Ω	1100 <b>= 100 k</b> Ω
0001 = $10 k\Omega$	0111 = <b>43 k</b> Ω	1101 = <b>120 k</b> Ω
0010 <b>= 15 k</b> Ω	1000 <b>= 50 k</b> Ω	1110 <b>= 150 k</b> Ω
0011 = <b>20 k</b> Ω	1001 = <b>60 k</b> Ω	1111 = Do not use
0100 <b>= 25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 = <b>30 k</b> Ω	1011 <b>= 80 k</b> Ω	
For S1 R1 settings 0110, 10	01, 1100 the response is a voltage of	livider applied from Value to GND v

For S1\_R1 settings 0110, 1001, 1100, the response is a voltage divider applied from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub>/D<sub>MOUT</sub>. The S1\_R1MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

0000 <b>= 93 k</b> Ω	0110 = <b>200 k</b> Ω	1100 = <b>200 k</b> Ω
0001 = $100 k\Omega$	0111 = <b>200 k</b> Ω	1101 = <b>200 k</b> Ω
0010 = <b>125 k</b> Ω	1000 <b>= 93 k</b> Ω	1110 = <b>200 k</b> Ω
0011 = <b>150 k</b> Ω	1001 <b>= 100 k</b> Ω	1111 = Do not use
0100 = <b>200 k</b> Ω	1010 <b>= 125 k</b> Ω	
0101 = <b>200 k</b> Ω	1011 <b>= 150 k</b> Ω	

#### REGISTER 10-25: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 32H) (CONTINUED)

bit 3-0	S1_R1<3:0>: Defines the stimulus response as shown below.	
---------	---	--

- $0\overline{000}$  = Remove previous response on D<sub>POUT</sub> and D<sub>MOUT</sub>
- $0001 = Apply voltage on D_{POUT} (Note 1).$
- $0010 = Apply voltage on D_{MOUT} (Note 2).$  $0011 = Apply voltage on D_{POUT} and D_{VOU}$
- 0101 = **Do not use**.
- 0110 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{POUT}$  (Note 1).
- 0111 = Connect resistor form  $D_{MOUT}$  to GND (Note 2).
- 1000 = **Do not use**.
- 1001 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{MOUT}$  (Note 2).
- 1010 = Connect  $\leq$  200 $\Omega$  resistor from D<sub>POUT</sub> to D<sub>MOUT</sub>.
- 1011 = Do not use.
- 1100 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{POUT}$  and  $D_{MOUT}$ .
- 1101 = Connect resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND.
- 1110 = If STIM1 = 000, the 15 k $\Omega$  pull-down resistors applied to  $D_{POUT}$  and  $D_{MOUT}$  during Emulation Reset are not removed. If STIM1 = 111, the 15 k $\Omega$  pull-down resistors applied to  $D_{POUT}$  and  $D_{MOUT}$  during Emulation Reset are removed. For all other STIM1 settings, whatever is applied is not changed.
- 1111 = Same as 1110 case above.
- **Note** 1: If STIM1<2:0> = 0.00b and no other response is applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM1<2:0> = 000b and no other response is applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

#### REGISTER 10-26: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 33H)(Note 1)

U-x	U-x	R-0	R-0	R-0	R-0	R-0	R-0
	—	S1_PUPD<1:0>			S1_TH<3:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-6 Unimplemented

- bit 5-4 **S1\_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D<sub>POUT</sub> and D<sub>MOUT</sub> pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is given below.
  - 00 = 10 μA
  - $01 = 50 \mu A$
  - $10 = 100 \,\mu\text{A}$
  - $11 = 150 \,\mu A$

#### REGISTER 10-26: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 33H)(Note 1) (CONTINUED)

bit 3-0 S1\_TH<3:0>: Defines the threshold value as shown below for the specified stimulus. If the stimulus is V<sub>BUS</sub> voltage is ready to be applied or applied (that is, STIM1<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV 0001 = 400 mV 0010 = 400 mV 0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0111 = 700 mV 0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1011 = 1600 mV 1101 = 2000 mV 1101 = 2200 mV

- 1111 **= Do not use**.
- **Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls are not updated and must be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

#### REGISTER 10-27: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 4 REGISTER (ADDRESS 34H)(Note 1)

U-x	U-x	U-x	U-x	U-x	R-0	R-1	R-0
_	_	—	—	_	S	1_RATIO<2:0	>
bit 7							bit 0
Legend:							

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-3 Unimplemented

- bit 2-0 **S1\_RATIO<2:0>:** Determines the voltage divider ratio as shown below when the stimulus response is set to connect a voltage divider (that is, S1\_R1<3:0> = 0110b, 1001b, or 1100b).
  - 000 = 0.25
  - 001 = **0.33**
  - 010 = 0.4
  - 011 = 0.5
  - 100 **= 0.54**
  - 101 = 0.6
  - 110 **= 0.66**
  - 111 = Do not use.
- **Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls are not updated and must be ignored. These settings are only used by the Legacy charger emulation profiles.

## REGISTER 10-28: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 1 REGISTER (ADDRESS 35H)

R-0	R-0	R-0	R-0	R-0	R-0	R-0
S2_TD_TYPE		S2_TD<2:0>	>		STIM2<2:0>	
						bit 0
e bit	W = Writable	bit	U = Unimplem	ented bit		
POR	'1' = Bit is set	t	'0' = Bit is clea	red	x = Bit is unkn	own
	S2_TD_TYPE	S2_TD_TYPE	S2_TD_TYPE     S2_TD<2:0>       e bit     W = Writable bit	S2_TD_TYPE     S2_TD<2:0>       e bit     W = Writable bit     U = Unimplem	S2_TD_TYPE     S2_TD<2:0>       e bit     W = Writable bit     U = Unimplemented bit	S2_TD_TYPE     S2_TD<2:0>       e bit     W = Writable bit       U = Unimplemented bit

#### bit 7 Unimplemented

bit 6 **S2\_TD\_TYPE:** Determines the behavior of the stimulus timer.

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is immediately applied and held for the duration of the timer, and then removed if the stimulus is removed.
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

### bit 5-3 **S2\_TD<2:0>:** Determines the Stimulus 2 t<sub>STIM DEL</sub> value as shown below.

32_I	D<2:02:	L
000:	= 0 ms	
001:	= 1 ms	
010:	= 5 m s	
011:	= 10 ms	
100:	= 20 ms	
101:	= 40 ms	
110:	= 80 ms	
111:	= 100 m	s

- bit 2-0 **STIM2<2:0>:** Determines the Stimulus 2 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV (UCS81003AM), or 470 mV (UCS81003AB), and only applies to the D<sub>POUT</sub> pin. This setting cannot be used for the DM<sub>OUT</sub> port.
  - 000 =  $V_{BUS}$  voltage ready to be applied before port power switch is closed. Next stimulus does not wait for this to be removed.
  - 001 =  $D_{POUT}$  voltage is greater than the threshold (S2\_TH).
  - 010 = Window comparator.  $D_{POUT}$  voltage is lower than the threshold (S2\_TH) and  $D_{POUT}$  voltage greater than the fixed threshold.
  - <code>011 = D<sub>MOUT</sub> voltage is greater than the threshold (S2\_TH).</code>
  - 100 = Do not use.
  - 101 = Do not use.
  - 110 =  $D_{POUT}$  voltage is greater than the threshold (S2\_TH).
  - 111 = Voltage is present after the port power switch is closed. Next stimulus does not wait for this to be removed.

## REGISTER 10-29: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 36H)

R-0	R-0	R-0	R-0	R-1	R-0	R-0 F	२-1
	S2_R2	MAG<3:0>			S2_R	2<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit		
-n = Value at POF	र	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unknown	

- bit 7-4 **S2\_R2MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response is selected. Data written to any field that is identified as "Do not use" is not accepted. The data is not updated and the settings remain set at the previous value.
  - For S2\_R2 settings 0000-0011, the response is a voltage applied on the D<sub>POUT</sub>/D<sub>MOUT</sub> pins. The S2\_R2MAG bits specify the voltage relative to ground:

0000 = Pull Down	0110 = 600 mV	1100 = <b>1800 mV</b>
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = <b>800 mV</b>	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = <b>1400 mV</b>	
0101 = 500 mV	1011 = 1600 mV	

 For S2\_R2 settings 0100, 0111, 1101-1111, the response is a resistor connected on the D<sub>POUT</sub>/D<sub>MOUT</sub> to GND or V<sub>BUS</sub>. The S2\_R2MAG bits specify the resistor value:

0000 = <b>1.8 k</b> Ω	0110 = <b>40 k</b> Ω	1100 = <b>100 k</b> Ω
0001 = <b>10 k</b> Ω	0111 = <b>43 k</b> Ω	1101 = <b>120 k</b> Ω
0010 = <b>15 k</b> Ω	1000 = <b>50 k</b> Ω	1110 = <b>150 k</b> Ω
0011 = <b>20 k</b> Ω	1001 = <b>60 k</b> Ω	1111 = Do not use
0100 <b>= 25 k</b> Ω	1010 = <b>75 k</b> Ω	
0101 = <b>30 k</b> Ω	1011 = <b>80 k</b> Ω	

 For S2\_R2 settings 0110, 1001, 1100, the response is a voltage divider applied from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub>/D<sub>MOUT</sub>. The S2\_R2MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

$0000 = 93  k\Omega$	0110 = <b>200 k</b> Ω	1100 <b>= 200 k</b> Ω
0001 = 100 k $\Omega$	0111 = <b>200 k</b> Ω	1101 = <b>200 k</b> Ω
0010 = <b>125 k</b> Ω	1000 <b>= 93 k</b> Ω	1110 <b>= 200 k</b> Ω
0011 = <b>150 k</b> Ω	1001 = <b>100 k</b> Ω	1111 = Do not use
0100 = <b>200 k</b> Ω	1010 <b>= 125 k</b> Ω	
0101 = <b>200 k</b> Ω	1011 = <b>150 kΩ</b>	

#### REGISTER 10-29: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 36H) (CONTINUED)

bit 3-0	<b>S2 R2&lt;3:0&gt;:</b> Defines the stimulus response as shown below.

- 0000 = Remove previous response on D<sub>POUT</sub> and D<sub>MOUT</sub>
- 0001 = Apply voltage on D<sub>POUT</sub> (Note 1).
- 0010 = Apply voltage on  $D_{MOUT}$  (Note 2).
- 0011 = Apply voltage on  $D_{POUT}$  and  $D_{MOUT}$ .
- 0100 = Connect resistor from  $D_{POUT}$  to GND (Note 1).
- 0101 = Do not use.
- 0110 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{POUT}$  (Note 1).
- 0111 = Connect resistor form  $D_{MOUT}$  to GND (Note 2).
- 1000 = **Do not use**.
- 1001 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{MOUT}$  (Note 2).
- 1010 = Connect  $\leq$  200 $\Omega$  resistor from D<sub>POUT</sub> to D<sub>MOUT</sub>.
- 1011 = Do not use.
- 1100 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{POUT}$  and  $D_{MOUT}$ .
- 1101 = Connect resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND.
- 1110 = If STIM2 = 000, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during Emulation Reset are not removed. If STIM2 = 111, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during Emulation Reset are removed. For all other STIM2 settings, whatever is applied is not changed.
- 1111 = Same as 1110 case above.
- **Note 1:** If STIM2<2:0> = 000b and no other response is applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM2<2:0> = 000b and no other response is applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

#### REGISTER 10-30: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 37H)(Note 1)

U-x	U-x	R-0	R-0	R-0	R-0	R-0	R-0
—	—	S2_PUI	PD<1:0>	S2_TH<3:0>			
bit 7	•			-			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-6 Unimplemented

bit 5-4 **S2\_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D<sub>POUT</sub> and D<sub>MOUT</sub> pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is as follows:

- 00 = 10 µA
- 01 = 50 µA
- 10 = 100 µA
- 11 = 150 µA

<sup>© 2014-2018</sup> Microchip Technology Inc.

## REGISTER 10-30: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 37H)(Note 1) (CONTINUED)

bit 3-0 **S2\_TH<3:0>:** Defines the threshold value as shown below for the specified stimulus. If the stimulus V<sub>BUS</sub> voltage is ready to be applied or applied (that is, STIM2<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV 0001 = 400 mV 0010 = 400 mV 0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0101 = 500 mV 0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1011 = 1600 mV 1101 = 2000 mV 1101 = 2200 mV

- 1111 = Do not use.
- **Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls are not updated and must be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## REGISTER 10-31: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 4 REGISTER (ADDRESS 38H)(Note 1)

U-x	U-x	U-x	U-x	U-x	R-1	R-0	R-0
	—	—	—	—	S	2_RATIO<2:0	>
bit 7							bit 0
Legend:							

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 7-3 Unimplemented

- bit 2-0 S2\_RATIO<2:0>: Determines the voltage divider ratio as shown below when the stimulus response is set to connect a voltage divider (that is, S2\_R2<3:0> = 0110b, 1001b, or 1100b).
  - 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5100 = 0.54
  - 101 = 0.6
  - 110 = 0.66
  - 111 **= Do not use**.
- **Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls are not updated and must be ignored. These settings are only used by the Legacy charger emulation profiles.

# REGISTER 10-32: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 1 REGISTER (ADDRESS 39H)

U-x	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—	S3_TD_TYPE		S3_TD<2:0>			STIM3<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W =		W = Writable	W = Writable bit		U = Unimplemented bit		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

#### bit 7 Unimplemented

## bit 6 **S3\_TD\_TYPE:** Determines the behavior of the stimulus timer.

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is immediately applied and held for the duration of the timer, and then removed if the stimulus is removed.
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

## bit 5-3 S3\_TD<2:0>: Determines the Stimulus 3 t<sub>STIM\_DEL</sub> value as shown below.

- 000 = 0 ms
- 001 = 1 ms
- 010 = 5 ms
- 011 = 10 ms
- 100 = 20 ms 101 = 40 ms
- 101 40 ms110 = 80 ms
- 111 = 100 ms
- bit 2-0 **STIM3<2:0>:** Determines the Stimulus 3 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV (UCS81003AM), or 470 mV (UCS81003AB), and only applies to the D<sub>POUT</sub> pin. This setting cannot be used for the DM<sub>OUT</sub> port.
  - 000 =  $V_{BUS}$  voltage ready to be applied before port power switch is closed. Next stimulus does not wait for this to be removed.
  - 001 =  $D_{POUT}$  voltage is greater than the threshold (S3\_TH).
  - 010 = Window comparator. D<sub>POUT</sub> voltage is less than the threshold (S3\_TH) and D<sub>POUT</sub> voltage greater than the fixed threshold.
  - 011 =  $D_{MOUT}$  voltage is greater than the threshold (S3\_TH).
  - 100 **= Do not use**.
  - 101 = Do not use.
  - 110 =  $D_{POUT}$  voltage is greater than the threshold (S3\_TH).
  - 111 = Voltage is present after the port power switch is closed. Next stimulus does not wait for this to be removed.

# REGISTER 10-33: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 3AH)

						D 0			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
	S3_R3I	MAG<3:0>		S3_R3<3:0>					
bit 7							bit 0		
L									
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit									
-n = Value at P0	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					

- bit 7-4 **S3\_R3MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response is selected. Data written to any field that is identified as "Do not use" is not accepted. The data is not updated and the settings remain set at the previous value.
  - For S3\_R3 settings 0000-0011, the response is a voltage applied on the D<sub>POUT</sub>/D<sub>MOUT</sub> pins. The S3\_R3MAG bits specify the voltage relative to ground.

0000 = Pull Down	0110 = 600 mV	1100 = <b>1800 mV</b>
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = <b>800 mV</b>	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = <b>1400 mV</b>	
0101 = 500 mV	1011 = <b>1600 mV</b>	

 For S3\_R3 settings 0100, 0111, 1101-1111, the response is a resistor connected on the D<sub>POUT</sub>/D<sub>MOUT</sub> to GND or V<sub>BUS</sub>. The S3\_R3MAG bits specify the resistor value.

0000 = $1.8  \mathrm{k}\Omega$	0110 = <b>40 k</b> Ω	1100 = <b>100 k</b> Ω
0001 = 10 k $\Omega$	0111 <b>= 43 k</b> Ω	1101 = <b>120 k</b> Ω
0010 = $15 k\Omega$	1000 <b>= 50 k</b> Ω	1110 <b>= 150 k</b> Ω
0011 = <b>20 k</b> Ω	1001 <b>= 60 k</b> Ω	1111 = Do not use
0100 <b>= 25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 = <b>30 k</b> Ω	1011 <b>= 80 k</b> Ω	

 For S3\_R3 settings 0110, 1001, 1100, the response is a voltage divider applied from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub>/D<sub>MOUT</sub>. The S3\_R3MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2).

$0000 = 93 \mathrm{k}\Omega$	0110 <b>= 200 k</b> Ω	1100 <b>= 200 k</b> Ω
0001 = <b>100 k</b> Ω	0111 = <b>200 k</b> Ω	1101 = <b>200 k</b> Ω
0010 = <b>125 k</b> Ω	1000 <b>= 93 k</b> Ω	1110 = <b>200 k</b> Ω
0011 = <b>150 k</b> Ω	1001 = <b>100 k</b> Ω	1111 = Do not use
0100 <b>= 200 k</b> Ω	1010 <b>= 125 k</b> Ω	
0101 = <b>200 k</b> Ω	1011 <b>= 150 k</b> Ω	

## REGISTER 10-33: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 3AH) (CONTINUED)

bit 3-0	<b>S3_R3&lt;3:0&gt;:</b> Defines the stimulus response as shown below.	
---------	--	--

- 0000 = Remove previous response on D<sub>POUT</sub> and D<sub>MOUT</sub>
- 0001 = Apply voltage on D<sub>POUT</sub> (Note 1).
- 0010 = Apply voltage on D<sub>MOUT</sub> (Note 2).
- 0011 = Apply voltage on  $D_{POUT}$  and  $D_{MOUT}$ .
- 0100 = Connect resistor from  $D_{POUT}$  to GND (Note 1).
- 0101 = Do not use.
- 0110 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{POUT}$  (Note 1).
- 0111 = Connect resistor form  $D_{MOUT}$  to GND (Note 2).
- 1000 **= Do not use**.
- 1001 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{MOUT}$  (Note 2).
- 1010 = Connect  $\leq$  200 $\Omega$  resistor from D<sub>POUT</sub> to D<sub>MOUT</sub>.
- 1011 = Do not use.
- 1100 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{POUT}$  and  $D_{MOUT}$ .
- 1101 = Connect resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND.
- 1110 = If STIM3 = 000, the 15 k $\Omega$  pull-down resistors applied to  $D_{POUT}$  and  $D_{MOUT}$  during Emulation Reset are not removed. If STIM3 = 111, the 15 k $\Omega$  pull-down resistors applied to  $D_{POUT}$  and  $D_{MOUT}$  during Emulation Reset are removed. For all other STIM3 settings, whatever is applied is not changed.
- 1111 = Same as 1110 case above.
- **Note 1:** If STIM3<2:0> = 000b and no other response is applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM3<2:0> = 000b and no other response is applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

## REGISTER 10-34: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 3BH)(Note 1)

U-x	U-x	R-0	R-0	R-0	R-0	R-0	R-0
—	—	S3_PUPD<1:0>		S3_TH<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-6 Unimplemented

bit 5-4 **S3\_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D<sub>POUT</sub> and D<sub>MOUT</sub> pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is as follows:

- 00 **= 10 μA**
- 01 = 50 µA
- 10 = 100 μA 11 = 150 μA

## REGISTER 10-34: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 3BH)(Note 1) (CONTINUED)

bit 3-0 S3\_TH<3:0>: Defines the threshold value as shown below for the specified stimulus. If the stimulus is V<sub>BUS</sub> voltage is ready to be applied or applied (that is, STIM3<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV 0001 = 400 mV 0010 = 400 mV 0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0110 = 600 mV 0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1010 = **1400 mV** 1011 = 1600 mV 1100 = 1800 mV 1101 = 2000 mV 1110 = 2200 mV 1111 = Do not use.

**Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls are not updated and must be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

_	-			
Name	Bits	Address	Cof	
Custom Emulation Config	8	40h	R/W	
Custom Emulation Stimulus 1 – Config 1	8	41h	R/W	
Custom Emulation Stimulus 1 – Config 2	8	42h	R/W	
Custom Emulation Stimulus 1 – Config 3	8	43h	R/W	
Custom Emulation Stimulus 1 – Config 4	8	44h	R/W	

8

8

8

8

8

8

8

8

45h

46h

47h

48h

49h

4Ah

4Bh

4Ch

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

## **10.13** Custom Emulation Configuration Registers

The Custom Emulation Configuration registers store the values used by the Custom Charger Emulation circuitry. The Custom Charger Emulation profile is set up as three stimuli and the respective responses.

Custom Emulation Stimulus 2 - Config 1

Custom Emulation Stimulus 2 - Config 2

Custom Emulation Stimulus 2 - Config 3

Custom Emulation Stimulus 2 - Config 4

Custom Emulation Stimulus 3 – Config 1 Custom Emulation Stimulus 3 – Config 2

Custom Emulation Stimulus 3 - Config 3

Custom Emulation Stimulus 3 - Config 3

The contents of registers 40h to 4Ch are retained in Sleep.

Default 01h 00h 00h 00h 00h

00h

00h

00h

00h

00h

00h

00h

00h

U-x	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-1		
	—	CS_TO_DIS	CS_EM	I_TO<1:0>	CS_FRST	RESERVED	CSEM_DIS		
bit 7							bit 0		
Legend:									
R = Reada	able bit	W = Writable bit		U = Unimpler	nented bit				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared		ared	x = Bit is unknown			
bit 7-6	Unimpleme	ented							
bit 5		<b>S:</b> Disables the En				•	ation profile is		
	• •	ing the DCE Cycle.	_	-		,			
	1 = The Emulation Timeout timer is disabled when the Custom charger emulation profile is applied								
	during the DCE Cycle. When the Custom charger emulation profile is applied, the UCS81003								
	constantly monitors the I <sub>BUS</sub> current. When the I <sub>BUS</sub> current is greater than I <sub>BUS</sub> CHG, regardless of								
		ason, then the Cust							
		more than I <sub>BUS CHO</sub>							
		BUS_CHG	,						

## REGISTER 10-35: CUSTOM EMULATION CONFIGURATION REGISTER (ADDRESS 40H)

0 = The Emulation Timeout timer is enabled when the Custom charger emulation profile is applied during the DCE Cycle and the EM\_TO\_DIS bit is not set.

# bit 4-3 **CS\_EM\_TO<1:0>:** Determines the t<sub>EM\_TIMEOUT</sub> value as shown below. This is used when the Custom charger emulation profile is used during the DCE Cycle.

- 01 = **1.6s**
- 10 = 6.4s 11 = 12.8s
- 11 12.05

## bit 2 **CS\_FRST:** Disables the Custom charger emulation profile.

- 1 = The Custom charger emulation profile is the first of the profiles applied during the DCE Cycle.
- 0 = The Custom charger emulation profile is the last of the profiles applied during the DCE Cycle.

#### bit 1 **RESERVED:** Do not change. This bit reads as '0' and must not be written to a logic '1'.

## bit 0 **CSEM\_DIS:** Determines whether the Custom charger emulation profile is placed first or last in the DCE Cycle. 1 = The Custom charger emulation profile is not enabled.

- 0 = The Custom charger emulation profile is enabled.
- **Note 1:** If the CS\_TO\_DIS bit is set and the Custom charger emulation profile is accepted during the DCE cycle, a removal is not detected. To avoid this issue, re-enable the emulation timeout after applying any test profiles and charging with the final profile.

## REGISTER 10-36: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 1 REGISTER (ADDRESS 41H)

U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W0	R/W0	R/W0
—	CS_S1TYPE		CS_S1_TD<2:0	>	C	S_STIM1<2:0	>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 7 Unimplemented

bit 5-3

bit 6 CS\_S1TYPE: Determines the behavior of the stimulus timer.

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is immediately applied and held for the duration of the timer, and then removed if the stimulus is removed.
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

## CS\_S1\_TD<2:0>: Determines the stimulus 1 t<sub>STIM\_DEL</sub> value as shown below.

- 000 = 0 ms
- 001 = 1 ms
- 010 **= 5 ms**
- 011 = **10 ms**
- 100 = 20 ms
- 101 = 40 ms
- 110 = 80 ms 111 =100 ms
- bit 2-0 **CS\_STIM1<2:0>:** Determines the Stimulus 1 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV (UCS81003AM), or 470 mV (UCS81003AB), and only applies to the D<sub>POUT</sub> pin. This setting cannot be used for the D<sub>MOUT</sub> port.
  - 000 = V<sub>BUS</sub> voltage ready to be applied before port power switch is closed. Next stimulus does not wait for this to be removed.
  - 001 =  $D_{POUT}$  voltage is greater than the threshold (CS\_S1\_TH).
  - 010 = Window comparator. D<sub>POUT</sub> voltage is lower than the threshold (CS\_S1\_TH) and D<sub>POUT</sub> voltage greater than the fixed threshold.
  - 011 =  $D_{MOUT}$  voltage is greater than the threshold (CS\_S1\_TH).
  - 100 = **Do not use**.
  - 101 = Do not use.
  - 110 =  $D_{POUT}$  voltage is greater than the threshold (CS\_S1\_TH).
  - 111 =  $V_{BUS}$  voltage is present after port power switch is closed. Next stimulus does not wait for this to be removed.

## REGISTER 10-37: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 42H)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CS_S1_R	1MAG<3:0>			CS_S1_F	R1<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplem	ented bit		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unk	nown

- bit 7-4 **CS\_S1\_R1MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response is selected. Data written to any field that is identified as 'Do not use' is not accepted. The data is not updated and the settings remain set at the previous value.
  - For CS\_S1\_R1 settings 0000-0011, the response is a voltage applied on the D<sub>POUT</sub>/D<sub>MOUT</sub> pins. The CS\_S1\_R1MAG bits specify the voltage relative to ground:

0000 = Pull Down	0110 = 600 mV	1100 = <b>1800 mV</b>
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = <b>1400 mV</b>	
0101 = 500 mV	1011 = <b>1600 mV</b>	

 For CS\_S1\_R1 settings 0100, 0111, 1101-1111, the response is a resistor connected on the D<sub>POUT</sub>/D<sub>MOUT</sub> to GND or V<sub>BUS</sub>. The CS\_S1\_R1MAG bits specify the resistor value:

0000 = $1.8  \mathrm{k}\Omega$	0110 = <b>40 k</b> Ω	1100 <b>= 100 k</b> Ω
0001 = $10 k\Omega$	0111 = <b>43 k</b> Ω	1101 = <b>120 k</b> Ω
0010 = <b>15 k</b> Ω	1000 <b>= 50 k</b> Ω	1110 <b>= 150 k</b> Ω
0011 = <b>20 k</b> Ω	1001 <b>= 60 k</b> Ω	1111 = Do not use
0100 = <b>25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 = <b>30 k</b> Ω	1011 <b>= 80 k</b> Ω	

For CS\_S1\_R1 settings 0110, 1001, 1100, the response is a voltage divider applied from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub>/D<sub>MOUT</sub>. The CS\_S1\_R1MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

0000 = 93 k $\Omega$	0110 <b>= 200 k</b> Ω	1100 = <b>200 k</b> Ω
0001 = 100 k $\Omega$	0111 = <b>200 k</b> Ω	1101 = <b>200 k</b> Ω
0010 = $125 k\Omega$	1000 <b>= 93 k</b> Ω	1110 = <b>200 k</b> Ω
0011 = 150 k $\Omega$	1001 <b>= 100 kΩ</b>	1111 = Do not use
0100 = 200 k $\Omega$	1010 <b>= 125 k</b> Ω	
0101 = 200 k $\Omega$	1011 <b>= 150 kΩ</b>	

## REGISTER 10-37: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 42H) (CONTINUED)

bit 3-0 **CS\_S1\_R1<3:0>:** Defines the stimulus response as shown below.

- 0000 = Remove previous response on D<sub>POUT</sub> and D<sub>MOUT</sub>.
- 0001 = Apply voltage on D<sub>POUT</sub> (Note 1).
- 0010 = Apply voltage on  $D_{MOUT}$  (Note 2).
- 0011 = Apply voltage on  $D_{POUT}$  and  $D_{MOUT}$ .
- 0100 = Connect resistor from  $D_{POUT}$  to GND (Note 1).
- 0101 = Do not use.
- 0110 = Connect voltage divider from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub> (Note 1).
- 0111 = Connect resistor form  $D_{MOUT}$  to GND (Note 2).
- 1000 = **Do not use**.
- 1001 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{MOUT}$  (Note 2).
- 1010 = Connect  $\leq$  200 $\Omega$  resistor from D<sub>POUT</sub> to D<sub>MOUT</sub>.
- 1011 = Do not use.
- 1100 = Connect voltage divider from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub> and D<sub>MOUT</sub>.
- 1101 = Connect resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND.
- 1110 = If CS\_STIM1 = 000, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during Emulation Reset are not removed. If CS\_STIM1 = 111, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during Emulation Reset are removed. For all other CS\_STIM1 settings, whatever is applied is not changed.
- 1111 = Same as 1110 case above.
- **Note 1:** If CS\_STIM1<2:0> = 000b and no other response is applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - **2:** If CS\_STIM1<2:0> = 000b and no other response is applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

## REGISTER 10-38: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 43H)(Note 1)

U-x	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	CS_S1_P	UPD<1:0>	CS_S1_TH<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-6 Unimplemented

bit 5-4 **CS\_S1\_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D<sub>POUT</sub> and D<sub>MOUT</sub> pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is given below.

- 00 = 10 µA
- 01 = 50 µA
- $10 = 100 \,\mu\text{A}$
- 11 = 150 µA

## REGISTER 10-38: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 43H)(Note 1) (CONTINUED)

bit 3-0

**CS\_S1\_TH<3:0>:** Defines the threshold value as shown below for the specified stimulus. If the stimulus is  $V_{BUS}$  voltage is ready to be applied or applied (that is, CS\_STIM1<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV 0001 = 400 mV 0010 = 400 mV 0011 = 300 mV 0101 = 500 mV 0101 = 500 mV 0110 = 600 mV 0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1010 = 1400 mV 1001 = 1600 mV 1100 = 1800 mV 1101 = 2000 mV

- 1111 = Do not use.
- **Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls are not updated and must be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## REGISTER 10-39: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 4 REGISTER (ADDRESS 44H)(Note 1)

Logondu							
bit 7							bit 0
_			_	_	CS_	S1_RATIO<2	::0>
U-x	U-x	U-x	U-x	U-x	R/W-0	R/W-0	R/W-0

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 7-3 Unimplemented

- bit 2-0 CS\_S1\_RATIO<2:0>: Determines the voltage divider ratio as shown below when the stimulus response is set to connect a voltage divider (that is, CS\_S1\_R1<3:0> = 0110b, 1001b, or 1100b). 000 = 0.25
  - 000 = 0.23 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54101 = 0.6
  - 110 **= 0.66**
  - 111 = Do not use.
- **Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls are not updated and must be ignored. These settings are only used by the Legacy charger emulation profiles.

© 2014-2018 Microchip Technology Inc.

## REGISTER 10-40: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 1 REGISTER (ADDRESS 45H)

U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	CS_S2TYPE		CS_S2_TD<2:0>	>	C	S_STIM2<2:0	>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 7 Unimplemented

bit 5-3

bit 6 CS\_S2TYPE: Determines the behavior of the stimulus timer.

1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is immediately applied and held for the duration of the timer, and then removed if the stimulus is removed.

0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

#### CS\_S2\_TD<2:0>: Determines the Stimulus 2 t<sub>STIM DEL</sub> value as shown below.

- 000 = 0 ms
- 001 = 1 ms
- 010 = 5 ms
- 011 = 10 ms
- 100 = 20 ms
- 101 = 40 ms
- 110 = 80 ms
- 111 = 100 ms

bit 2-0 **CS\_STIM2<2:0>:** Determines the Stimulus 2 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV (UCS81003AM), or 470 mV (UCS81003AB), and only applies to the D<sub>POUT</sub> pin. This setting cannot be used for the DM<sub>OUT</sub> port.

- 000 = V<sub>BUS</sub> voltage ready to be applied before port power switch is closed. Next stimulus does not wait for this to be removed.
- 001 =  $D_{POUT}$  voltage is greater than the threshold (CS\_S2\_TH).
- 010 = Window comparator. D<sub>POUT</sub> voltage is less than the threshold (S1\_TH) and D<sub>POUT</sub> voltage greater than the fixed threshold.
- 011 = D<sub>MOUT</sub> voltage is greater than the threshold (CS\_S2\_TH).
- 100 **= Do not use**.
- 101 = Do not use.
- 110 =  $D_{POUT}$  voltage is greater than the threshold (CS\_S2\_TH).
- 111 = Voltage is present after the port power switch is closed. Next stimulus does not wait for this to be removed.

## REGISTER 10-41: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 46H)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CS_S2_R2MAG<3:0>				CS_S2_R2<3:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bi	t	U = Unimplemented bit				
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is un	known	

- bit 7-4 **CS\_S2\_R2MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response is selected. Data written to any field that is identified as "Do not use" is not accepted. The data is not updated and the settings remain set at the previous value.
  - For CS\_S2\_R2 settings 0000-0011, the response is a voltage applied on the D<sub>POUT</sub>/D<sub>MOUT</sub> pins. The CS\_S2\_R2MAG bits specify the voltage relative to ground.

0000 = Pull Down	0110 = 600 mV	1100 = <b>1800 mV</b>
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = <b>1400 mV</b>	
0101 = 500 mV	1011 = <b>1600 mV</b>	

 For CS\_S2\_R2 settings 0100, 0111, 1101-1111, the response is a resistor connected on the D<sub>POUT</sub>/D<sub>MOUT</sub> to GND or V<sub>BUS</sub>. The CS\_S2\_R2MAG bits specify the resistor value.

0000 = <b>1.8 k</b> Ω	0110 <b>= 40 k</b> Ω	1100	=	100 kΩ
0001 = <b>10 k</b> Ω	0111 <b>= 43 k</b> Ω	1101	=	120 kΩ
0010 = <b>15 k</b> Ω	1000 <b>= 50 k</b> Ω	1110	=	150 kΩ
0011 = <b>20 k</b> Ω	1001 <b>= 60 k</b> Ω	1111	=	Do not use
0100 <b>= 25 k</b> Ω	1010 <b>= 75 k</b> Ω			
0101 <b>= 30 kΩ</b>	1011 <b>= 80 k</b> Ω			

For CS\_S2\_R2 settings 0110, 1001, 1100, the response is a voltage divider applied from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub>/D<sub>MOUT</sub>. The CS\_S2\_R2MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2).

0000 = 93 k $\Omega$	0110 <b>= 200 k</b> Ω	1100 <b>= 200 k</b> Ω
0001 = 100 k $\Omega$	0111 <b>= 200 k</b> Ω	1101 = <b>200 k</b> Ω
0010 = <b>125 k</b> Ω	1000 <b>= 93 k</b> Ω	1110 = <b>200 k</b> Ω
0011 = <b>150 k</b> Ω	1001 <b>= 100 k</b> Ω	1111 = Do not use
0100 = <b>200 k</b> Ω	1010 <b>= 125 k</b> Ω	
0101 = <b>200 k</b> Ω	1011 <b>= 150 k</b> Ω	

## REGISTER 10-41: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 46H) (CONTINUED)

bit 3-0 **CS\_S2\_R2<3:0>:** Defines the stimulus response as shown below.

- 0000 = Remove previous response on D<sub>POUT</sub> and D<sub>MOUT</sub>
- 0001 = Apply voltage on D<sub>POUT</sub> (Note 1).
- 0010 = Apply voltage on D<sub>MOUT</sub> (Note 2).
- 0011 = Apply voltage on  $D_{POUT}$  and  $D_{MOUT}$ .
- 0100 = Connect resistor from  $D_{POUT}$  to GND (Note 1).
- 0101 = Do not use.
- 0110 = Connect voltage divider from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub> (Note 1).
- 0111 = Connect resistor form  $D_{MOUT}$  to GND (Note 2).
- 1000 = **Do not use**.
- 1001 = Connect voltage divider from V<sub>BUS</sub> to GND with the center tap at D<sub>MOUT</sub> (Note 2).
- $\label{eq:optimal_loss} \texttt{1010} \ \texttt{=} \quad \texttt{Connect} \leq \texttt{200} \Omega \ \texttt{resistor} \ \texttt{from} \ \texttt{D}_{\texttt{POUT}} \ \texttt{to} \ \texttt{D}_{\texttt{MOUT}}.$
- 1011 = Do not use.
- 1100 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{POUT}$  and  $D_{MOUT}$ .
- 1101 = Connect resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND.
- 1110 = If CS\_STIM2 = 000, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during Emulation Reset are not removed. If CS\_STIM2 = 111, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during Emulation Reset are removed. For all other CS\_STIM2 settings, whatever is applied is not changed.
- 1111 = Same as 1110 case above.
- **Note 1:** If CS\_STIM2<2:0> = 000b and no other response is applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If CS\_STIM2<2:0> = 000b and no other response is applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

## REGISTER 10-42: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 47H)(Note 1)

U-x	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CS_S2_P	PUPD<1:0>	CS_S2_TH<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-6 Unimplemented

bit 5-4 **CS\_S2\_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D<sub>POUT</sub> and D<sub>MOUT</sub> pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is as follows.

- 00 **= 10 μA**
- 01 **= 50 µA**
- 10 = **100 μA** 11 = **150 μA**

## REGISTER 10-42: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 47H)(Note 1) (CONTINUED)

bit 3-0 CS\_S2\_TH<3:0>: Defines the threshold value as shown below for the specified stimulus. If the stimulus is  $V_{BUS}$  voltage is ready to be applied or applied (that is, CS\_STIM2<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV 0001 = 400 mV 0010 = 400 mV 0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0110 = 600 mV 0111 **= 700 mV** 1000 = 800 mV 1001 **= 900 mV** 1010 = 1400 mV 1011 = 1600 mV 1100 = 1800 mV 1101 = 2000 mV 1110 = 2200 mV 1111 = Do not use.

**Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls are not updated and must be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## REGISTER 10-43: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 4 REGISTER (ADDRESS 48H)(Note 1)

Logondu							
bit 7							bit 0
_					CS_	S2_RATIO<2	::0>
U-x	U-x	U-x	U-x	U-x	R/W-0	R/W-0	R/W-0

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 7-3 Unimplemented

- bit 2-0 CS\_S2\_RATIO<2:0>: Determines the voltage divider ratio as shown below when the stimulus response is set to connect a voltage divider (that is,  $CS_S2_R2<3:0> = 0110b, 1001b, or 1100b$ ). 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54 101 = 0.6 110 = 0.66
  - 111 = Do not use.
- **Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls are not updated and must be ignored. These settings are only used by the Legacy charger emulation profiles.

<sup>© 2014-2018</sup> Microchip Technology Inc.

## REGISTER 10-44: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 1 REGISTER (ADDRESS 49H)

U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	CS_S3TYPE	(	CS_S3_TD<2:0	)>	C	S_STIM3<2:0	)>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 7 Unimplemented

bit 5-3

bit 6 **CS\_S3TYPE:** Determines the behavior of the stimulus timer.

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is immediately applied and held for the duration of the timer, and then removed if the stimulus is removed.
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

## CS\_S3\_TD<2:0>: Determines the Stimulus 3 t<sub>STIM\_DEL</sub> value as shown below.

- 000 = 0 ms
- 001 = 1 ms
- 010 = 5 ms
- 011 = 10 ms
- 100 = 20 ms
- 101 = 40 ms
- 110 = 80 ms
- 111 = 100 ms
- bit 2-0 **CS\_STIM3<2:0>:** Determines the Stimulus 3 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV (UCS81003AM), or 470 mV (UCS81003AB), and only applies to the D<sub>POUT</sub> pin. This setting cannot be used for the DM<sub>OUT</sub> port.
  - 000 = V<sub>BUS</sub> voltage ready to be applied before port power switch is closed. Next stimulus does not wait for this to be removed.
  - 001 =  $D_{POUT}$  voltage is greater than the threshold (CS\_S3\_TH).
  - 010 = Window comparator. D<sub>POUT</sub> voltage is lower than the threshold (CS\_S3\_TH) and D<sub>POUT</sub> voltage greater than the fixed threshold.
  - 011 =  $D_{MOUT}$  voltage is greater than the threshold (CS\_S3\_TH).
  - 100 = **Do not use**.
  - 101 = Do not use.
  - 110 =  $D_{POUT}$  voltage is greater than the threshold (CS\_S3\_TH).
  - 111 = Voltage is present after the port power switch is closed. Next stimulus does not wait for this to be removed.

## REGISTER 10-45: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 4AH)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CS_S3_R3MAG<3:0>				CS_S3_R3<3:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	it	U = Unimplem	ented bit			
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

- bit 7-4 **CS\_S3\_R3MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response is selected. Data written to any field that is identified as "Do not use" is not accepted. The data is not updated and the settings remain set at the previous value.
  - For CS\_S3\_R3 settings 0000-0011, the response is a voltage applied on the D<sub>POUT</sub>/D<sub>MOUT</sub> pins. The CS\_S3\_R3MAG bits specify the voltage relative to ground.

0000 = Pull Down	0110 = 600 mV	1100 = <b>1800 mV</b>
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = <b>1400 mV</b>	
0101 = 500 mV	1011 = <b>1600 mV</b>	

• For **CS\_S3\_R3 settings** 0100, 0111, 1101-1111, the response is a resistor connected on the  $D_{POUT}/D_{MOUT}$  to GND or  $V_{BUS}$ . The CS\_S3\_R3MAG bits specify the resistor value.

0000 = $1.8  \mathrm{k}\Omega$	0110 <b>= 40 k</b> Ω	1100 <b>= 100 k</b> Ω
0001 = 10 k $\Omega$	0111 = <b>43 k</b> Ω	1101 <b>= 120 k</b> Ω
0010 = $15 k\Omega$	$1000 = 50 \text{ k}\Omega$	1110 <b>= 150 k</b> Ω
0011 = <b>20 k</b> Ω	1001 <b>= 60 kΩ</b>	1111 = Do not use
0100 = <b>25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 <b>= 30 k</b> Ω	1011 <b>= 80 k</b> Ω	

For CS\_S3\_R3 settings 0110, 1001, 1100, the response is a voltage divider applied from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub>/D<sub>MOUT</sub>. The CS\_S3\_R3MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2).

0000 = 93 k $\Omega$	0110 <b>= 200 k</b> Ω	1100 <b>= 200 k</b> Ω
0001 = 100 k $\Omega$	0111 = <b>200 k</b> Ω	1101 = <b>200 k</b> Ω
0010 = $125 k\Omega$	1000 <b>= 93 k</b> Ω	1110 = <b>200 k</b> Ω
0011 = 150 k $\Omega$	1001 = 100 k $\Omega$	1111 = Do not use
0100 <b>= 200 k</b> Ω	1010 = <b>125 k</b> Ω	
0101 = <b>200 k</b> Ω	1011 <b>= 150 k</b> Ω	

## REGISTER 10-45: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 4AH) (CONTINUED)

bit 3-0 **CS\_S3\_R3<3:0>:** Defines the stimulus response as shown below.

- 0000 = Remove previous response on D<sub>POUT</sub> and D<sub>MOUT</sub>
- 0001 = Apply voltage on  $D_{POUT}$  (Note 1).
- 0010 = Apply voltage on D<sub>MOUT</sub> (Note 2).
- 0011 = Apply voltage on  $D_{POUT}$  and  $D_{MOUT}$ .
- 0100 = Connect resistor from D<sub>POUT</sub> to GND (Note 1).
- 0101 = Do not use.
- 0110 = Connect voltage divider from V<sub>BUS</sub> to GND with the center tap at D<sub>POUT</sub> (Note 1).
- 0111 = Connect resistor form  $D_{MOUT}$  to GND (Note 2).
- 1000 = **Do not use**.
- 1001 = Connect voltage divider from V<sub>BUS</sub> to GND with the center tap at D<sub>MOUT</sub> (Note 2).
- $\label{eq:optimal_loss} \texttt{1010} \ \texttt{=} \quad \texttt{Connect} \leq \texttt{200} \Omega \ \texttt{resistor} \ \texttt{from} \ \texttt{D}_{\texttt{POUT}} \ \texttt{to} \ \texttt{D}_{\texttt{MOUT}}.$
- 1011 = Do not use.
- 1100 = Connect voltage divider from  $V_{BUS}$  to GND with the center tap at  $D_{POUT}$  and  $D_{MOUT}$ .
- 1101 = Connect resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND.
- 1110 = If CS\_STIM3 = 000, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during Emulation Reset are not removed. If CS\_STIM3 = 111, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during Emulation Reset are removed. For all other CS\_STIM3 settings, whatever is applied is not changed.
- 1111 = Same as 1110 case above.
- **Note 1:** If CS\_STIM3<2:0> = 000b and no other response is applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If CS\_STIM3<2:0> = 000b and no other response is applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during Emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

## REGISTER 10-46: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 4BH)(Note 1)

U-x	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CS_S3_P	UPD<1:0>		CS_S3_T	H<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-6 Unimplemented

bit 5-4 **CS\_S3\_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D<sub>POUT</sub> and D<sub>MOUT</sub> pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is as follows.

- 00 **= 10 μA**
- 01 **= 50 µA**
- 10 = **100 μA** 11 = **150 μA**

DS20005334B-page 90

## REGISTER 10-46: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 4BH)(Note 1) (CONTINUED)

bit 3-0 CS\_S3\_TH<3:0>: Defines the threshold value as shown below for the specified stimulus. If the stimulus is  $V_{BUS}$  voltage is ready to be applied or applied (that is, CS\_STIM3<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV 0001 = 400 mV 0010 = 400 mV 0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0110 = 600 mV 0111 **= 700 mV** 1000 = 800 mV 1001 **= 900 mV** 1010 = 1400 mV 1011 = 1600 mV 1100 = 1800 mV 1101 = 2000 mV 1110 = 2200 mV 1111 = Do not use.

**Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls are not updated and must be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## REGISTER 10-47: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 4 REGISTER (ADDRESS 4CH)(Note 1)

U-x	U-x	U-x	U-x	U-x	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CS_	S3_RATIO<2	:0>
bit 7 bit					bit 0		
L a manuali							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 7-3 Unimplemented

- bit 2-0 CS\_S3\_RATIO<2:0>: Determines the voltage divider ratio as shown below when the stimulus response is set to connect a voltage divider (that is,  $CS_S3_R3<2:0> = 0.110b, 1001b, or 1100b$ ). 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54 101 = 0.6 110 = 0.66
  - 111 = **Do not use**
- **Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls are not updated and must be ignored. These settings are only used by the Legacy charger emulation profiles.

<sup>© 2014-2018</sup> Microchip Technology Inc.

## 10.14 Current Limiting Behavior Configuration Registers

Name	Bits	Address	Cof	Default
Applied Current Limiting Behavior	8	50h	R	82h
Custom Current Limiting Behavior Config	8	51h	R/W	82h

## 10.14.1 APPLIED CURRENT LIMITING BEHAVIOR REGISTER

The Applied Current Limiting Behavior Register stores the values used by the applied current limiting mode (Trip or CC) when the custom settings are not used. The contents of this register are automatically updated when charger emulation is completed.

## REGISTER 10-48: APPLIED CURRENT LIMITING BEHAVIOR REGISTER (ADDRESS 50H)

		11				D 4	
R-1	R-0	U-x	R-0	R-0	R-0	R-1	R-0
SEL_VBUS_MIN<1:0> — SEL_R2_IMIN<2:0>			)>	RESEF	RVED		
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable bit		U = Unimplem	ented bit		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkı	nown
bit 7-6	SEL_VBUS 00 = 1.5V 01 = 1.75 10 = 2.0V 11 = 2.25	SV /	uie v <sub>BUS</sub> _MI	N voltage as follo	ws.		
bit 5	Unimpleme	ented					
bit 4-2	SEL_R2_IM 000 = 120 001 = 570 010 = 1000 011 = 1350 100 = 1680 101 = 2050	mA 0 mA 0 mA 0 mA	I <sub>BUS_R2MIN</sub>	current as follow	S:		
bit 1-0	RESERVED	): Do not change.					
		wified above are the	tunical anac				

Note 1: The values specified above are the typical ones.

## 10.14.2 CUSTOM CURRENT LIMITING BEHAVIOR CONFIGURATION REGISTER

The Custom Current Limiting Behavior Configuration Register enables programming of current limit parameters. These controls are used when a portable device handshakes using the Legacy charger emulation profiles (except Legacy 3), the Custom charger emulation profile, or does not handshake as a dedicated charger (that is, a power thief).

The contents of this register are retained in Sleep.

## REGISTER 10-49: CUSTOM CURRENT LIMITING BEHAVIOR CONFIG REGISTER (ADDRESS 51H)

R/W-1	R/W-0	U-x	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	
CS_VBUS	_MIN<1:0>	—	CS_R2_IMIN<2:0>			RESERVED		
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 **CS\_VBUS\_MIN<1:0>:** Defines the Custom V<sub>BUS\_MIN</sub> voltage as shown below. Note that V<sub>BUS\_MIN</sub> is checked even when operating with Trip Current Limiting.

- 00 = 1.5V
- 01 = 1.75V
- 10 = 2.0V
- 11 = 2.25V

## bit 5 Unimplemented

bit 4-2 **CS\_R2\_IMIN<2:0>:** Define the Custom I<sub>BUS\_R2MIN</sub> threshold as shown below. The default is 120 mA. This value is used under the following conditions: when a portable device handshakes using the Legacy charger emulation profiles (except Legacy 3) the Custom charger emulation profile, or when it does not handshake in DCE Cycle (that is, a power thief). Under these conditions, the current limiting mode is determined by the relative value of I<sub>BUS\_R2MIN</sub> and ILIM. When I<sub>BUS\_R2MIN</sub> ≤ I<sub>LIM</sub> or I<sub>LIM</sub> > 1.68 A, Trip Current Limiting used; otherwise, CC mode is used.

Define the  $I_{BUS}$  R2MIN current as follows.

- 000 = 120 mA
- 001 = 570 mA
- 010 = 1000 mA
- 011 = 1350 mA
- 100 = 1680 mA
- 101 = 2050 mA
- bit 1-0 **RESERVED:** Do not change.
- Note 1: The values specified above are the typical ones.

<sup>© 2014-2018</sup> Microchip Technology Inc.

## 10.15 Product ID Register

Name	Bits	Address	Cof	Default
Product ID	8	FDh	R	4Eh

The Product ID register stores a unique 8-bit value that identifies the UCS device family.

## 10.16 Manufacturer ID Register

Name	Bits	Address	Cof	Default
Manufacturer ID	8	FEh	R	5Dh

The Manufacturer ID register stores a unique 8-bit value that identifies Microchip Technology Inc.

## 10.17 Revision Register

Name	Bits	Address	Cof	Default
Revision	8	FFh	R	82h

The Revision register stores an 8-bit value that represents the part revision.

## 11.0 COMMUNICATIONS

## 11.1 Operating Mode

The UCS81003 can operate in SMBus mode (see Section 11.2 "SMBus Operating Mode") or Stand-Alone mode (see Section 11.3 "Stand-Alone Operating Mode"). The resistor on the COMM\_SEL/I<sub>LIM</sub> pin determines the operating mode and the hardware-set I<sub>LIM</sub> setting as shown in Table 11-1. Unless connected to GND or V<sub>DD</sub>, the resistors in Table 11-1 are pull-down resistors.

Note: If it is necessary to connect the COMM\_SEL/I<sub>LIM</sub> pin to V<sub>DD</sub> via a pull-up resistor, it is recommended that this resistor value does not exceed 100 k $\Omega$ .

TABLE 11-1:	UCS81003 COMMUNICATION MODE AND ILIM SELECTION (Note 1)
-------------	---

SELECTION Resistor ±5%	I <sub>LIM</sub> Setting	Communications Mode
GND	570 mA	SMBus – see Section 11.2.1.2
10 kΩ pull-down resistor	1000 mA	SMBus – see Section 11.2.1.2
12 kΩ pull-down resistor	1130 mA	SMBus – see Section 11.2.1.2
15 k $\Omega$ pull-down resistor	1350 mA	SMBus – see Section 11.2.1.2
18 k $\Omega$ pull-down resistor	1680 mA	SMBus – see Section 11.2.1.2
22 k $\Omega$ pull-down resistor	2050 mA	SMBus – see Section 11.2.1.2
27 kΩ pull-down resistor	2280 mA	SMBus – see Section 11.2.1.2
33 k $\Omega$ pull-down resistor	2850 mA	SMBus – see Section 11.2.1.2
	(3000 mA maximum)	
47 kΩ pull-down resistor	570 mA	Stand-Alone mode
56 k $\Omega$ pull-down resistor	1000 mA	Stand-Alone mode
68 k $\Omega$ pull-down resistor	1130 mA	Stand-Alone mode
82 k $\Omega$ pull-down resistor	1350 mA	Stand-Alone mode
100 kΩ pull-down resistor	1680 mA	Stand-Alone mode
120 kΩ pull-down resistor	2050 mA	Stand-Alone mode
150 kΩ pull-down resistor	2280 mA	Stand-Alone mode
V <sub>DD</sub> (If a pull-up resistor is used, its value must not exceed 100 kΩ.)	2850 mA (3000 mA maximum)	Stand-Alone mode

**Note 1:** Unless otherwise indicated, the values specified in this table are the typical I<sub>LIM</sub> in Table 1-2.

## 11.2 SMBus Operating Mode


When the COMM\_SEL/I<sub>LIM</sub> pin is directly connected to ground or though a pull-down resistor with a value of 33 k $\Omega$  or below as listed in Table 11-1, the UCS81003 communicates via the SMBus or I<sup>2</sup>C communications protocols.

# **Note 1:** Upon power-up, the UCS81003 does not respond to any SMBus communications for 5.5 ms. After this time, full functionality is available.

2: When in the Sleep state, the first SMBus read command sent to the UCS81003 device address wakes it. Any data sent to the UCS81003 is ignored and any data read from the UCS81003 must be considered invalid. The UCS81003 is fully functional 3 ms after this first read command is sent. See Section 5.1.2 "Sleep State Operation".

## 11.2.1 SYSTEM MANAGEMENT BUS

In SMBus mode, the UCS81003 communicates with a host controller. The SMBus is a 2-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 11-1. Stretching of the SMCLK signal is supported; however, the UCS81003 does not stretch the clock signal.





## 11.2.1.1 SMBus Start Bit

The SMBus Start bit is defined as a transition of the SMBus data line from a logic '1' state to a logic '0' state while the SMBus clock line is in a logic '1' state.

## 11.2.1.2 SMBus Address and RD/WR Bit

The SMBus Address Byte consists of the 7-bit client address followed by the RD/WR indicator bit. If this RD/WR bit is a logic '0', the SMBus host is writing data to the client device. If this RD/WR bit is a logic '1', the SMBus host is reading data from the client device.

## TABLE 11-2: SEL PIN DECODE

The SMBus address is determined based on the resistor connected on the SEL pin as shown in Table 11-2.

Note: If it is necessary to connect the SEL pin to  $V_{DD}$  via a resistor, the pull-up resistor may be any value up to 100 k $\Omega$ .

Resistor (±5%)	PWR_EN Polarity	SMBus Address
GND	Active-Low	1010_111(r/w)
10 k $\Omega$ pull-down resistor	Active-Low	1010_110(r/w)
12 kΩ pull-down resistor	Active-Low	1010_101(r/w)
15 k $\Omega$ pull-down resistor	Active-Low	1010_100(r/w)
18 kΩ pull-down resistor	Active-Low	0110_000(r/w)
22 kΩ pull-down resistor	Active-Low	0110_001(r/w)
27 kΩ pull-down resistor	Active-Low	0110_010(r/w)
33 kΩ pull-down resistor	Active-Low	0110_011(r/w)
47 kΩ pull-down resistor	Active-High	0110_011(r/w)
56 k $\Omega$ pull-down resistor	Active-High	0110_010(r/w)
68 kΩ pull-down resistor	Active-High	0110_001(r/w)
82 kΩ pull-down resistor	Active-High	0110_000(r/w)
100 kΩ pull-down resistor	Active-High	1010_100(r/w)
120 kΩ pull-down resistor	Active-High	1010_101(r/w)
150 kΩ pull-down resistor	Active-High	1010_110(r/w)
$V_{DD}$ (If a pull-up resistor is used, its value must not exceed 100 k $\Omega$ )	Active-High	1010_111(r/w)

DS20005334B-page 96

## 11.2.1.3 SMBus Data Bytes

All SMBus data bytes are sent most significant bit first and composed of eight bits of information.

## 11.2.1.4 SMBus ACK and NACK Bits

The SMBus client acknowledges all data bytes that it receives. This is done by the client device pulling the SMBus data line low after the 8<sup>th</sup> bit of each byte that is transmitted. This applies to both the Write Byte and Block Write protocols.

By holding the SMBus data line high after the 8<sup>th</sup> data bit is sent, the host NACK (not acknowledge) the last data byte received from the client. For the Block Read protocol, the host ACK each data byte that it receives except the last data byte.

## 11.2.1.5 SMBus Stop Bit

The SMBus Stop bit is defined as a transition of the SMBus data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the UCS81003 detects an SMBus Stop bit, and communicates with the SMBus protocol, it resets its client interface and prepares to receive further communications.

## 11.2.1.6 SMBus Timeout and Idle Reset

The UCS81003 includes an SMBus timeout feature. If the clock is held at logic '0' for  $t_{TIMEOUT}$ , the device can timeout and reset the SMBus interface. The SMBus interface can also reset if both the clock and data lines are held at a logic '1' for  $t_{IDLE\_RESET}$ . Communication is restored with a Start condition. This functionality defaults to disabled and can be enabled by clearing the DIS\_TO bit in the Emulation Configuration register (Register 10-9).

## 11.2.2 SMBUS AND I<sup>2</sup>C COMPATIBILITY

The major differences between SMBus and  $I^2C$  devices are highlighted in this section. For more information, refer to the SMBus 2.0 and  $I^2C$  specifications.

- UCS81003 supports I<sup>2</sup>C fast mode at 400 kHz. This covers the SMBus maximum time of 100 kHz.
- Minimum frequency for SMBus communications is 10 kHz.
- The SMBus client protocol resets if the clock is held at a logic '0' for longer than 30 ms. This time-out functionality is disabled by default in the UCS81003 and can be enabled by clearing the DIS\_TO bit. I<sup>2</sup>C does not have a timeout.
- Except when operating in Sleep mode, the SMBus client protocol resets if both the clock and data lines are held at a logic '1' for longer than 200  $\mu$ s (idle condition). This function is disabled by default in the UCS81003 device and can be enabled by clearing the DIS\_TO bit. I<sup>2</sup>C does not have an idle condition.
- I<sup>2</sup>C devices do not support the Alert Response Address functionality (optional for SMBus).
- I<sup>2</sup>C devices support block read and write differently. I<sup>2</sup>C protocol enables for unlimited number of bytes to be sent in either direction. The SMBus protocol requires that an additional data byte indicating number of bytes to read/write is transmitted. The UCS81003 only supports I<sup>2</sup>C formatting.

<sup>© 2014-2018</sup> Microchip Technology Inc.

## 11.2.3 SMBUS PROTOCOLS

The UCS81003 is SMBus 2.0-compatible and supports Write Byte, Read Byte, Send Byte, and Receive Byte as valid protocols as shown in the following sections.

All protocols in these sections use the convention in Table 11-3.

## TABLE 11-3: PROTOCOL FORMAT

Data Sent to Device	Data Sent to the Host
Data sent	Data sent

## 11.2.3.1 SMBus Write Byte

The Write Byte is used to write one byte of data to a specific register as shown in Table 11-4.

## TABLE 11-4:WRITE BYTE PROTOCOL

START	Client Address	WR	ACK	Register Address	АСК	Register Data	АСК	STOP
1 ->0	YYYY_YYY	0	0	XXh	0	XXh	0	0 -> 1

## 11.2.3.2 SMBus Read Byte

The Read Byte protocol is used to read one byte of data from the registers as shown in Table 11-5.

## TABLE 11-5:READ BYTE PROTOCOL

START	Client Address	WR	АСК	Register Address	ACK	START	Client Address	RD	АСК	Register Data	NACK	STOP
1->0	YYYY_YYY	0	0	XXh	0	1 ->0	YYYY_YYY	1	0	XXh	1	0 -> 1

## 11.2.3.3 SMBus Send Byte

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in Table 11-6.

## TABLE 11-6: SEND BYTE PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	STOP
1 -> 0	YYYY_YYY	0	0	XXh	0	0 -> 1

## 11.2.3.4 SMBus Receive Byte

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (for example, set via Send Byte). This is used for consecutive reads of the same register as shown in Table 11-7.

## TABLE 11-7: RECEIVE BYTE PROTOCOL

START	CLIENT ADDRESS	RD	ACK	Register Data	NACK	STOP
1 -> 0	ΥΥΥΥ_ΥΥΥ	1	0	XXh	1	0 -> 1

## 11.2.4 I<sup>2</sup>C PROTOCOLS

The UCS81003 supports  $I^2C$  Block Read and Block Write. The protocols listed below use the convention in Table 11-3.

## 11.2.4.1 Block Write

The Block Write is used to write multiple data bytes to a group of contiguous registers as shown in Table 11-8.

**Note:** When using the Block Write protocol, the internal address pointer is automatically incremented after every data byte is received. It wraps from FFh to 00h.

## TABLE 11-8: BLOCK WRITE PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	Register Data	ACK
1 ->0	YYYY_YYY	0	0	XXh	0	XXh	0
Register Data	ACK	Register Data	ACK		Register Data	ACK	STOP
XXh	0	XXh	0		XXh	0	0 -> 1

## 11.2.4.2 Block Read

The Block Read is used to read multiple data bytes from a group of contiguous registers as shown in Table 11-9.

Note:	When using the Block Read protocol, the				
	internal address pointer is automatically				
	incremented after every data byte is				
	received. It wraps from FFh to 00h.				

## TABLE 11-9: BLOCK READ PROTOCOL

START	Client Address	WR	АСК	Register Address	АСК	START	Client Address	RD	ACK	Register Data
1->0	YYYY_YYY	0	0	XXh	0	1 ->0	YYYY_YYY	1	0	XXh
ACK	Register Data	АСК	Register Data	ACK	Register Data	ACK		Register Data	NACK	STOP
0	XXh	0	XXh	0	XXh	0		XXh	1	0 -> 1

## 11.3 Stand-Alone Operating Mode

Stand-Alone mode enables the UCS81003 to operate without active SMBus/I<sup>2</sup>C communications. Stand-Alone mode can be enabled by connecting a pull-down resistor greater or equal to 47 k $\Omega$  on the COMM\_SEL/I<sub>LIM</sub> pin as shown in Table 11-1.

When the device is configured to operate in Stand-Alone mode, the fault handling and Attach Detection controls are determined via the LATCH and S0 pins as shown in Table 11-10.

Note: If it is necessary to connect the S0 or LATCH pins to  $V_{DD}$  via a pull-up resistor, the pull-up resistor value must be 100 k $\Omega$  in order to guarantee  $V_{IH}$  specification. Similarly, if it is necessary to connect the S0 or LATCH pins to GND via a pull-down resistor, the pull-down resistor value must be 100 k $\Omega$  in order to guarantee  $V_{IL}$  specification.

## TABLE 11-10: STAND-ALONE FAULT AND ATTACH DETECTION SELECTION

Latch Pin	S0 Pin	Command	
Low	Low	No Attach Detection. Auto-Recovery upon error detection.	
Low	High	Attach Detection in the Detect power state. Auto-Recovery upon error detection.	
High	Low	No Attach Detection. Error states are Latched and require host to change PWR_EN control to recover from Error state.	
High	High	Attach Detection in the Detect power state. Error states are Latched and require host to change PWR_EN control to recover from Error state.	

In the Stand-Alone operating mode, communications from and to the UCS81003 are limited to the PWR\_EN, EM\_EN, M2, M1, ALERT#, and A\_DET# pins.

## 12.0 PACKAGING INFORMATION

## 12.1 Package Marking Information

28-Lead VQFN (5x5x0.9 mm)



PIN 1 (MOLDED IN) Example




PIN 1 (MOLDED IN)

Legend	WW NNN <r></r>	Year code (last digit of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Package Country of origin Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (€3) can be found on the outer packaging for this package.
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information.

# 28-Lead Very Thin Plastic Quad Flat Pack, No Lead Package (PV) 5x5 mm Body [VQFN] With Rectangular Exposed Pad


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-334A Sheet 1 of 2

# 28-Lead Very Thin Plastic Quad Flat Pack, No Lead Package (PV) 5x5 mm Body [VQFN] With Rectangular Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	<b>MILLIMETER</b>	S
Dimensi	on Limits	MIN	NOM	MAX
Number of Terminals	Ν		28	
Pitch		0.50 BSC		
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.01	0.05
Terminal Thickness	(A3)		0.20 REF	
Overall Width	D		5.00 BSC	
Molded Cap Width	D1		4.75 BSC	
Exposed Pad Width	D2	2.50	2.60	2.70
Overall Length	E	5.00 BSC		
Molded Cap Length	E1		4.75 BSC	
Exposed Pad Length	E2	2.80	2.90	3.00
Corner Chamfer	СН	0.24	0.42	0.60
Terminal Width	b	0.18	0.23	0.30
Terminal Length	L	0.50	0.60	0.70
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is punch singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-334A Sheet 2 of 2

© 2014-2018 Microchip Technology Inc.

## 28-Lead Very Thin Plastic Quad Flat, No Lead Package (PV) - 5x5 mm Body [VQFN] With Rectangular Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			2.70
Optional Center Pad Length	Y2			3.00
Contact Pad Spacing	C1		4.70	
Contact Pad Spacing	C2		4.70	
Contact Pad Width (X28)	X1			0.30
Contact Pad Length (X28)	Y1			1.05
Contact Pad to Center Pad (X28)	(G1)		0.475 REF	
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2334A

## APPENDIX A: REVISION HISTORY

## Revision B (June 2018)

- Added the specifications for UCS81003AB.
- Corrected minor typographical errors and applied formatting changes throughout the document.

## **Revision A (September 2014)**

• Original release of this document.

<sup>© 2014-2018</sup> Microchip Technology Inc.

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [X] <sup>(1</sup>			Examples: a) UCS81003AM-C1A: 28-pin, 5x5 VQFN Le	ead-
Reel	iu rackage		Free ROHS Compl Package.	iant
Device:	UCS81003AM: UCS81003AB:	Automotive USB Port Power Controller with Charger Emulation, automatic $V_{BUS}$ discharge at power-up, 400 mV lower threshold for the window comparator on the $D_{POUT}$ pin. Automotive USB Port Power Controller with Charger Emulation, without automatic $V_{BUS}$ discharge at power-up, 470 mV lower threshold for the window comparator on the $D_{POUT}$ pin.	<ul> <li>b) UCS81003AMR-C1A: Tape and Reel, 28-pin, 5x5 VQFN Le Free ROHS Compl Package.</li> <li>Note 1: Tape and Reel identifier only appears i catalog part number description. This i fier is used for ordering purposes and i printed on the device package. Check your Microchip sales office for package availability for the Tape and Reel option</li> </ul>	iant n the denti- s not with
Tape and Reel Option:	tion: Blank = Standard packaging (tube or tray) R = Tape and Reel <sup>(1)</sup>			
Package:	C1A = Very Thin Plastic Quad Flat, No Lead Package – 5x5 mm Body with Rectangular Exposed Pad, 28-Lead (VQFN)			

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014-2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3199-2



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

DS20005334B-page 108

## ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

## ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

Italy - Padova

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

**Netherlands - Drunen** 

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

© 2014-2018 Microchip Technology Inc. 10/25/17