Contents

1	Intro	troduction						
2	Des	cription						
3	Proc	oduct line-up						
4	Bloc	k diagr	am	11				
5	Prod	duct ove	erview	12				
	5.1	STM8	A central processing unit (CPU)	12				
		5.1.1	Architecture and registers	12				
		5.1.2	Addressing	12				
		5.1.3	Instruction set	12				
	5.2	Single	wire interface module (SWIM) and debug module (DM)	13				
		5.2.1	SWIM	13				
		5.2.2	Debug module	13				
	5.3	Interru	ıpt controller	13				
	5.4	Flash	program and data EEPROM	13				
		5.4.1	Architecture	13				
		5.4.2	Write protection (WP)	14				
		5.4.3	Protection of user boot code (UBC)	14				
		5.4.4	Read-out protection (ROP)	14				
	5.5	Clock	controller	15				
		5.5.1	Features	15				
		5.5.2	16 MHz high-speed internal RC oscillator (HSI)	15				
		5.5.3	128 kHz low-speed internal RC oscillator (LSI)					
		5.5.4	16 MHz high-speed external crystal oscillator (HSE)					
		5.5.5	External clock input					
		5.5.6	Clock security system (CSS)	16				
	5.6	Low-p	ower operating modes	17				
	5.7	Timers	S	17				
		5.7.1	Watchdog timers	17				
		5.7.2	Auto-wakeup counter					
		5.7.3	Beeper	18				



		5.7.4	Advanced control and general purpose timers					
		5.7.5	Basic timer	19				
	5.8	Analog	-to-digital converter (ADC)	20				
	5.9	Commi	Communication interfaces					
		5.9.1	Serial peripheral interface (SPI)	21				
		5.9.2	Inter integrated circuit (I ² C) interface	21				
		5.9.3	Universal asynchronous receiver/transmitter with LIN support (LINUART)	22				
	5.10	Input/o	utput specifications	23				
6	Pino	uts and	pin description	24				
	6.1	Packag	ge pinouts	24				
	6.2		te function remapping					
7	Mem	ory and	register map	30				
	7.1	Memor	y map	30				
	7.2	Registe	er map	31				
8	Inter	rupt tab	le	41				
9	Optio	on bytes	S	42				
10	Elect	rical ch	aracteristics	47				
	10.1	Parame	eter conditions	47				
		10.1.1	Minimum and maximum values	47				
		10.1.2	Typical values	47				
		10.1.3	Typical curves					
		10.1.4	Loading capacitor	47				
		10.1.5	Pin input voltage	48				
	10.2	Absolu	te maximum ratings	48				
	10.3		ing conditions					
		10.3.1	VCAP external capacitor					
		10.3.2	Supply current characteristics					
		10.3.3	External clock sources and timing characteristics					
		10.3.4	Internal clock sources and timing characteristics					
		10.3.5	Memory characteristics					
		10.3.6	I/O port pin characteristics	60				



Contents

		10.3.7	Reset pin characteristics	4
		10.3.8	TIM 1, 2, 3, and 4 timer specifications6	6
		10.3.9	SPI serial peripheral interface	6
		10.3.10	I ² C interface characteristics	9
		10.3.11	10-bit ADC characteristics	0
		10.3.12	EMC characteristics	2
	10.4	Therma	al characteristics	4
		10.4.1	Reference document	5
		10.4.2	Selecting the product temperature range	5
11	Pack	age cha	eracteristics	6
	11.1	Packag	ge mechanical data	7
12	Orde	ring inf	ormation	3
13	STM	3 develo	ppment tools84	4
	13.1	Emulat	ion and in-circuit debugging tools	4
		13.1.1	STice key features8	4
	13.2	Softwa	re tools	5
		13.2.1	STM8 toolset8	5
		13.2.2	C and assembly toolchains8	5
	13.3	Progra	mming tools	6
14	Revis	sion his	tory8	7



List of tables

Table 1.	Device summary	1
Table 2.	STM8AF62xx product line-up	10
Table 3.	STM8AF/H61xx product line-up	
Table 4.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	
Table 5.	Advanced control and general purpose timers	
Table 6.	TIM4	
Table 7.	ADC naming	
Table 8.	Communication peripheral naming correspondence	
Table 9.	Legend/abbreviation	
Table 10.	STM8AF61xx/62xx (32 Kbytes) microcontroller pin description	
Table 10.	Memory model for the devices covered in this datasheet	
Table 11.	I/O port hardware register map	
Table 12.		
	General hardware register map	
Table 14.	CPU/SWIM/debug module/interrupt controller registers	
Table 15.	Temporary memory unprotection registers	
Table 16.	STM8A interrupt table	
Table 17.	Option bytes	
Table 18.	Option byte description	
Table 19.	Voltage characteristics	
Table 20.	Current characteristics	
Table 21.	Thermal characteristics	
Table 22.	Operating lifetime	
Table 23.	General operating conditions	
Table 24.	Operating conditions at power-up/power-down	51
Table 25.	Total current consumption in Run, Wait and Slow mode.	
	General conditions for V _{DD} apply, T _A = -40 to 150 °C	52
Table 26.	Total current consumption in Halt and Active-halt modes.	
	General conditions for V _{DD} apply, T _A = -40 to 55 °C	
Table 27.	Oscillator current consumption	53
Table 28.	Programming current consumption	
Table 29.	Typical peripheral current consumption V _{DD} = 5.0 V	54
Table 30.	HSE user external clock characteristics	55
Table 31.	HSE oscillator characteristics	56
Table 32.	HSI oscillator characteristics	57
Table 33.	LSI oscillator characteristics	58
Table 34.	Flash program memory/data EEPROM memory	59
Table 35.	Flash program memory	
Table 36.	Data memory	
Table 37.	I/O static characteristics	60
Table 38.	NRST pin characteristics	64
Table 39.	TIM 1, 2, 3, and 4 electrical specifications	66
Table 40.	SPI characteristics	
Table 41.	I ² C characteristics	
Table 42.	ADC characteristics	
Table 43.	ADC accuracy for V _{DDA} = 5 V	
Table 44.	EMS data	
Table 45.	EMI data	
Table 46.	ESD absolute maximum ratings	



DocID14952 Rev 9

List of tables

STM8AF61xx, STM8AF62xx

Table 47.	Electrical sensitivities	. 74
Table 48.	Thermal characteristics	. 75
	VFQFPN 32-lead very thin fine pitch quad flat no-lead package	
	mechanical data	
Table 50.	LQFP 48-pin low profile quad flat package mechanical data	. 79
	LQFP 32-pin low profile quad flat package mechanical data	
Table 52.	Document revision history	. 87



List of figures

Figure 1.	STM8A block diagram	11
Figure 2.	Flash memory organization of STM8A products	14
Figure 3.	VFQFPN/LQFP 32-pin pinout	24
Figure 4.	LQFP 48-pin pinout	
Figure 5.	Register and memory map of STM8A products	
Figure 6.	Pin loading conditions	
Figure 7.	Pin input voltage	
Figure 8.	f _{CPUmax} versus V _{DD}	51
Figure 9.	External capacitor C _{EXT}	52
Figure 10.	Typ. $I_{DD(RUN)HSE}$ vs. V_{DD} @ f_{CPU} = 16 MHz, peripheral = on	54
Figure 11.	Typ. $I_{DD(RUN)HSE}$ vs. f_{CPU} @ V_{DD} = 5.0 V, peripheral = on	54
Figure 12.	Typ. $I_{DD(RUN)HSI}$ vs. V_{DD} @ f_{CPU} = 16 MHz, peripheral = off	55
Figure 13.	Typ. $I_{DD(WFI)HSE}$ vs. V_{DD} @ f_{CPU} = 16 MHz, peripheral = on	55
Figure 14.	Typ. $I_{DD(WFI)HSE}$ vs. f_{CPU} @ V_{DD} = 5.0 V, peripheral = on	55
Figure 15.	Typ. I _{DD(WFI)HSI} vs. V _{DD} @ f _{CPU} = 16 MHz, peripheral = off	55
Figure 16.	HSE external clock source	
Figure 17.	HSE oscillator circuit diagram	
Figure 18.	Typical HSI frequency vs V _{DD}	
Figure 19.	Typical LSI frequency vs V _{DD}	
Figure 20.	Typical V _{IL} and V _{IH} vs V _{DD} @ four temperatures	
Figure 21.	Typical pull-up resistance R _{PU} vs V _{DD} @ four temperatures	
Figure 22.	Typical pull-up current I _{pu} vs V _{DD} @ four temperatures	
Figure 23.	Typ. $V_{OL} @ V_{DD} = 3.3 \text{ V} \text{ (standard ports)}$	
Figure 24.	Typ. V_{OL} @ V_{DD} = 5.0 V (standard ports)	
Figure 25.	Typ. V_{OL} @ V_{DD} = 3.3 V (true open drain ports)	
Figure 26.	Typ. V_{OL} @ V_{DD} = 5.0 V (true open drain ports)	
Figure 27. Figure 28.	Typ. V_{OL} @ V_{DD} = 5.0 V (high sink ports)	
Figure 29.	Typ. $V_{DD} - V_{OH} \oplus V_{DD} = 3.3 \text{ V (standard ports)}$	
Figure 30.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 5.0 \text{ V}$ (standard ports)	
Figure 30.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 3.3 \text{ V (significant ports)}$	
Figure 32.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 5.0 \text{ V (high sink ports)}$	
Figure 33.	Typical NRST V_{IL} and V_{IH} vs V_{DD} @ four temperatures	
Figure 34.	Typical NRST pull-up resistance R _{PU} vs V _{DD}	65
Figure 35.	Typical NRST pull-up current I _{pu} vs V _{DD}	
Figure 36.	Recommended reset pin protection	
Figure 37.	SPI timing diagram where slave mode and CPHA = 0	
Figure 38.	SPI timing diagram where slave mode and CPHA = 1	
Figure 39.	SPI timing diagram - master mode	
Figure 40.	Typical application with ADC	
Figure 41.	ADC accuracy characteristics	
Figure 42.	VFQFPN 32-lead very thin fine pitch quad flat no-lead package (5 x 5)	
Figure 43.	LQFP 48-pin low profile quad flat package (7 x 7)	
Figure 44.	LQFP 48-pin recommended footprint	
Figure 45.	LQFP 32-pin low profile quad flat package (7 x 7)	
Figure 46.	LQFP 32-pin recommended footprint	82
Figure 47.	Ordering information scheme ⁽¹⁾	83



1 Introduction

This datasheet refers to the STM8AF61xx (STM8AF612x, STM8AF614x, STM8AF6166, and STM8AF6168) and STM8AF62xx products with 16 to 32 Kbytes of Flash program memory.

In the order code, the letter 'F' refers to product versions with data EEPROM and 'H' refers to product versions without data EEPROM. The identifiers 'F' and 'H' do not coexist in a given order code.

The datasheet contains the description of family features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S and STM8A microcontroller families reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8 Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).

57/

2 Description

The STM8AF61xx and STM8AF62xx automotive 8-bit microcontrollers offer from 16 to 32 Kbytes of Flash program memory and integrated true data EEPROM. They are referred to as medium density STM8A devices in the STM8S and STM8A microcontroller families reference manual (RM0016).

All devices of the STM8A product line provide the following benefits: reduced system cost, performance and robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Device performance is ensured by a clock frequency of up to 16 MHz CPU and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across a common family product architecture with compatible pinout, memory map and and modular peripherals. Full documentation is offered with a wide choice of development tools.

Product longevity is ensured in the STM8A family thanks to their advanced core which is made in a state-of-the art technology for automotive applications with 3.3 V to 5 V operating supply.

All STM8A and ST7 microcontrollers are supported by the same tools including STVD/STVP development environment, the STice emulator and a low-cost, third party incircuit debugging tool.



3 Product line-up

Table 2. STM8AF62xx product line-up

Order code	Package	Medium density Flash program memory (bytes)	RAM (bytes)	Data EE (bytes)	10-bit A/D ch.	Timers (IC/OC/PWM)	Serial interfaces	I/0 wakeup pins
STM8AF/P6268	LOED40	32 K	2 K	1 K		1x8-bit: TIM4	LIN/LIADT)	
STM8AF/P6248	LQFP48 (7x7)	16 K	2 K	0.5 K	10	3x16-bit: TIM1, TIM2, TIM3 (9/9/9)	LIN(UART), SPI, I ² C	38/35
STM8AF/P6266	. 05000	32 K	2 K	1 K		1x8-bit: TIM4	LIN(UART), SPI, I ² C	
STM8AF/P6246	LQFP32 (7x7)	16 K	2 K	0.5 K	7	3x16-bit: TIM1, TIM2, TIM3 (8/8/8)		25/23
STM8AF/P6266		32 K	2 K	1 K		1x8-bit: TIM4	LINI(LIA DT)	
STM8AF/P6246	VFQFPN32	16 K	2 K	0.5 K	7	3x16-bit: TIM1, TIM2, TIM3 (8/8/8)	LIN(UART), SPI, I ² C	25/23

Table 3. STM8AF/H61xx product line-up

Order code	Package	Medium density Flash program memory (bytes)	RAM (bytes)	Data EE (bytes)	10-bit A/D ch.	Timers (IC/OC/PWM)	Serial interfaces	I/0 wakeup pins
STM8AF/H/P6168 ⁽¹⁾		32 K	2 K	1 K		1x8-bit: TIM4	LIN(UART), SPI, I ² C	38/35
STM8AF/H/P6148 ⁽¹⁾	LQFP48 (7x7)	16 K	1 K	0.5 K	10	3x16-bit: TIM1, TIM2, TIM3 (9/9/9)		
STM8AF/H/P6166 ⁽¹⁾		32 K	2 K	1 K		1x8-bit: TIM4		
STM8AF/H/P6146 ⁽²⁾	LQFP32 (7x7)	16 K	1 K	0.5 K	7	3x16-bit: TIM1, TIM2, TIM3	LIN(UART), SPI, I ² C	25/23
STM8AF/H/P6126 ⁽¹⁾	,	8 K	512	384		(8/8/8)	,,,,	

^{1.} Obsolete products.

577

^{2.} Not recommended for new design.

Block diagram 4

Reset block XTAL 1 - 16 MHz Clock controller Reset Reset RC int. 16 MHz Detector POR RC int. 128 kHz BOR Clock to peripherals and core Window WDG STM8A CORE **IWDG** Single wire Up to 32 Kbytes Debug/SWIM debug interf. program Flash Master/slave LINUART automatic Up to 1 Kbytes resynchronization Address and data bus data EEPROM 400 Kbit/s ι²C Up to 2 Kbytes RAM Boot ROM 10 Mbit/s SPI 16-bit advanced contro 16 channels 10-bit ADC timer (TIM1) Up to 9 CAPCOM 16-bit general purpose channels timers (TIM2, TIM3) 8-bit basic timer AWU timer (TIM4)

Figure 1. STM8A block diagram

Legend: ADC: Analog-to-digital converter beCAN: Controller area network

BOR: Brownout reset

I2C: Inter-integrated circuit multimaster interface

INDER-Integrated circuit multimaster interface IWDG: Independent window watchdog LINUART: Local interconnect network universal asynchronous receiver transmitter POR: Power on reset SPI: Serial peripheral interface SWIM: Single wire interface module USART: Universal synchronous asynchronous receiver transmitter Window WDG: Window watchdog



5 Product overview

This section is intended to describe the family features that are actually implemented in the products covered by this datasheet.

For more detailed information on each feature please refer to the STM8S and STM8A microcontroller families reference manual (RM0016).

5.1 STM8A central processing unit (CPU)

The 8-bit STM8A core is a modern CISC core and has been designed for code efficiency and performance. It contains 21 internal registers (six directly addressable in each execution context), 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

5.1.1 Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus with single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter with 16-Mbyte linear memory space
- 16-bit stack pointer with access to a 64 Kbyte stack
- 8-bit condition code register with seven condition flags for the result of the last instruction.

5.1.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for efficient implementation of local variables and parameter passing

5.1.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

5.2 Single wire interface module (SWIM) and debug module (DM)

5.2.1 SWIM

The single wire interface module, SWIM, together with an integrated debug module, permits non-intrusive, real-time in-circuit debugging and fast memory programming. The interface can be activated in all device operation modes and can be connected to a running device (hot plugging). The maximum data transmission speed is 145 bytes/ms.

5.2.2 Debug module

The non-intrusive debugging module features a performance close to a full-flavored emulator. Besides memory and peripheral operation, CPU operation can also be monitored in real-time by means of shadow registers.

- R/W of RAM and peripheral registers in real-time
- R/W for all resources when the application is stopped
- Breakpoints on all program-memory instructions (software breakpoints), except the interrupt vector table
- Two advanced breakpoints and 23 predefined breakpoint configurations

5.3 Interrupt controller

- Nested interrupts with three software priority levels
- 21 interrupt vectors with hardware priority
- Five vectors for external interrupts (up to 34 depending on the package)
- Trap and reset interrupts

5.4 Flash program and data EEPROM

- 8 Kbytes to 32 Kbytes of medium density single voltage program Flash memory
- Up to 1 Kbytes true (not emulated) data EEPROM
- Read while write: writing in the data memory is possible while executing code in the Flash program memory

The whole Flash program memory and data EEPROM are factory programmed with 0x00.

5.4.1 Architecture

- The memory is organized in blocks of 128 bytes each
- Read granularity: 1 word = 4 bytes
- Write/erase granularity: 1 word (4 bytes) or 1 block (128 bytes) in parallel
- Writing, erasing, word and block management is handled automatically by the memory interface.



DocID14952 Rev 9

5.4.2 Write protection (WP)

Write protection in application mode is intended to avoid unintentional overwriting of the memory. The write protection can be removed temporarily by executing a specific sequence in the user software.

5.4.3 Protection of user boot code (UBC)

If the user chooses to update the Flash program memory using a specific boot code to perform in application programming (IAP), this boot code needs to be protected against unwanted modification.

In the STM8A a memory area of up to 32 Kbytes can be protected from overwriting at user option level. Other than the standard write protection, the UBC protection can exclusively be modified via the debug interface, the user software cannot modify the UBC protection status.

The UBC memory area contains the reset and interrupt vectors and its size can be adjusted in increments of 512 bytes by programming the UBC and NUBC option bytes (see Section 9: Option bytes on page 42).




Figure 2. Flash memory organization of STM8A products

5.4.4 Read-out protection (ROP)

The STM8A provides a read-out protection of the code and data memory which can be activated by an option byte setting (see the ROP option byte in section 10).

The read-out protection prevents reading and writing Flash program memory, data memory and option bytes via the debug module and SWIM interface. This protection is active in all device operation modes. Any attempt to remove the protection by overwriting the ROP option byte triggers a global erase of the program and data memory.

The ROP circuit may provide a temporary access for debugging or failure analysis. The temporary read access is protected by a user defined, 8-byte keyword stored in the option byte area. This keyword must be entered via the SWIM interface to temporarily unlock the device.

DocID14952 Rev 9

14/91

If desired, the temporary unlock mechanism can be permanently disabled by the user through OPT6/NOPT6 option bytes.

5.5 Clock controller

The clock controller distributes the system clock coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness.

5.5.1 Features

- Clock sources:
 - 16 MHz high-speed internal RC oscillator (HSI)
 - 128 kHz low-speed internal RC (LSI)
 - 1-16 MHz high-speed external crystal (HSE)
 - Up to 16 MHz high-speed user-external clock (HSE user-ext)
- Reset: After reset the microcontroller restarts by default with an internal 2-MHz clock (16 MHz/8). The clock source and speed can be changed by the application program as soon as the code execution starts.
- **Safe clock switching**: Clock sources can be changed safely on the fly in Run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management**: To reduce power consumption, the clock controller can stop the clock to the core or individual peripherals.
- **Wakeup**: In case the device wakes up from low-power modes, the internal RC oscillator (16 MHz/8) is used for quick startup. After a stabilization time, the device switches to the clock source that was selected before Halt mode was entered.
- Clock security system (CSS): The CSS permits monitoring of external clock sources and automatic switching to the internal RC (16 MHz/8) in case of a clock failure.
- Configurable main clock output (CCO): This feature permits to outputs a clock signal for use by the application.

5.5.2 16 MHz high-speed internal RC oscillator (HSI)

- Default clock after reset 2 MHz (16 MHz/8)
- Fast wakeup time

User trimming

The register CLK_HSITRIMR with three trimming bits plus one additional bit for the sign permits frequency tuning by the application program. The adjustment range covers all possible frequency variations versus supply voltage and temperature. This trimming does not change the initial production setting.

For reason of compatibility with other devices from the STM8A family, a special mode with only two trimming bits plus sign can be selected. This selection is controlled with the HSITRIM0 bit in the option byte registers OPT3 and NOPT3.



DocID14952 Rev 9

5.5.3 128 kHz low-speed internal RC oscillator (LSI)

The frequency of this clock is 128 kHz and it is independent from the main clock. It drives the independent watchdog or the AWU wakeup timer.

In systems which do not need independent clock sources for the watchdog counters, the 128 kHz signal can be used as the system clock. This configuration has to be enabled by setting an option byte (OPT3/OPT3N, bit LSI_EN).

5.5.4 16 MHz high-speed external crystal oscillator (HSE)

The external high-speed crystal oscillator can be selected to deliver the main clock in normal Run mode. It operates with quartz crystals and ceramic resonators.

- Frequency range: 1 MHz to 16 MHz
- Crystal oscillation mode: preferred fundamental
- I/Os: standard I/O pins multiplexed with OSCIN, OSCOUT

5.5.5 External clock input

An external clock signal can be applied to the OSCIN input pin of the crystal oscillator. The frequency range is 0 to 16 MHz.

5.5.6 Clock security system (CSS)

The clock security system protects against a system stall in case of an external crystal clock failure.

In case of a clock failure an interrupt is generated and the high-speed internal clock (HSI) is automatically selected with a frequency of 2 MHz (16 MHz/8).

Table 4. Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers

Bit	Periphera I clock	Bit	Peripheral clock	Bit	Peripheral clock	Bit	Peripheral clock
PCKEN17	TIM1	PCKEN13	LINUART	PCKEN27	Reserved	PCKEN23	ADC
PCKEN16	TIM3	PCKEN12	Reserved	PCKEN26	Reserved	PCKEN22	AWU
PCKEN15	TIM2	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved
PCKEN14	TIM4	PCKEN10	I ² C	PCKEN24	Reserved	PCKEN20	Reserved

5.6 Low-power operating modes

For efficient power management, the application can be put in one of four different low power modes. You can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- Wait mode
 - In this mode, the CPU is stopped but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active-halt mode with regulator on
 - In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in Active-halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active-halt mode with regulator off
 - This mode is the same as Active-halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- Halt mode
 - CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

In all modes the CPU and peripherals remain permanently powered on, the system clock is applied only to selected modules. The RAM content is preserved and the brown-out reset circuit remains activated.

5.7 Timers

5.7.1 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications. The watchdog timer activity is controlled by the application program or option bytes. Once the watchdog is activated, it cannot be disabled by the user program without going through reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application timing perfectly. The application software must refresh the counter before time-out and during a limited time window. If the counter is refreshed outside this time window, a reset is issued.



Independent watchdog timer

The independent watchdog peripheral can be used to resolve malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure. If the hardware watchdog feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the key register is written by software before the counter reaches the end of count.

5.7.2 Auto-wakeup counter

This counter is used to cyclically wakeup the device in Active-halt mode. It can be clocked by the internal 128 kHz internal low-frequency RC oscillator or external clock.

LSI clock can be internally connected to TIM3 input capture channel 1 for calibration.

5.7.3 Beeper

This function generates a rectangular signal in the range of 1, 2 or 4 kHz which can be output on a pin. This is useful when audible sounds without interference need to be generated for use in the application.

5.7.4 Advanced control and general purpose timers

STM8A devices described in this datasheet, contain up to three 16-bit advanced control and general purpose timers providing nine CAPCOM channels in total. A CAPCOM channel can be used either as input compare, output compare or PWM channel. These timers are named TIM1, TIM2 and TIM3.

Counter Counter **Prescaler** Repetition **External** Break Inverted trigger Timer Channels width outputs counter type factor unit trigger input TIM1 16-bit 1 to 65536 Up/down 4 3 Yes Yes Yes Yes 2ⁿ TIM2 16-bit Up 3 None No No No No n = 0 to 152ⁿ TIM3 2 16-bit Up None No No No No n = 0 to 15

Table 5. Advanced control and general purpose timers



TIM1: Advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and bridge driver.

- 16-bit up, down and up/down AR (auto-reload) counter with 16-bit fractional prescaler.
- Four independent CAPCOM channels configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Trigger module which allows the interaction of TIM1 with other on-chip peripherals. In the present implementation it is possible to trigger the ADC upon a timer event.
- External trigger to change the timer behavior depending on external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Interrupt sources: 4 x input capture/output compare, 1 x overflow/update, 1 x break

TIM2 and TIM3: 16-bit general purpose timers

- 16-bit auto-reload up-counter
- 15-bit prescaler adjustable to fixed power of two ratios 1...32768
- Timers with three or two individually configurable CAPCOM channels
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update

5.7.5 Basic timer

The typical usage of this timer (TIM4) is the generation of a clock tick.

Table 6. TIM4

Timer	Counter width	Counter type	Prescaler factor	Channels	Inverted outputs	Repetition counter	trigger unit	External trigger	Break input
TIM4	8-bit	Up	2 ⁿ n = 0 to 7	0	None	No	No	No	No

- 8-bit auto-reload, adjustable prescaler ratio to any power of two from 1 to 128
- Clock source: master clock
- Interrupt source: 1 x overflow/update



5.8 Analog-to-digital converter (ADC)

The STM8A products described in this datasheet contain a 10-bit successive approximation ADC with up to 16 multiplexed input channels, depending on the package.

The ADC name differs between the datasheet and the STM8A/S reference manual (see *Table 7*).

Table 7. ADC naming

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
ADC	ADC1

ADC features

- 10-bit resolution
- Single and continuous conversion modes
- Programmable prescaler: f_{MASTER} divided by 2 to 18
- Conversion trigger on timer events and external events
- Interrupt generation at end of conversion
- Selectable alignment of 10-bit data in 2 x 8 bit result register
- Shadow registers for data consistency
- ADC input range: V_{SSA} ≤ V_{IN} ≤ V_{DDA}
- Analog watchdog
- Schmitt-trigger on analog inputs can be disabled to reduce power consumption
- Scan mode (single and continuous)
- Dedicated result register for each conversion channel
- Buffer mode for continuous conversion

Note:

An additional AIN12 analog input is not selectable in ADC scan mode or with analog watchdog. Values converted from AIN12 are stored only into the ADC_DRH/ADC_DRL registers.

5.9 Communication interfaces

The following sections give a brief overview of the communication peripheral. Some peripheral names differ between the datasheet and the STM8A/S reference manual (see *Table 8*).

Table 8. Communication peripheral naming correspondence

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
LINUART	UART2

5.9.1 Serial peripheral interface (SPI)

The devices covered by this datasheet contain one SPI. The SPI is available on all the supported packages.

- Maximum speed: 10 Mbit/s or f_{MASTER}/2 both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave mode/master mode management by hardware or software for both master and slave
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- · Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- Hardware CRC feature for reliable communication:
 - CRC value can be transmitted as last byte in Tx mode
 - CRC error checking for last received byte

5.9.2 Inter integrated circuit (I²C) interface

The devices covered by this datasheet contain one I²C interface. The interface is available on all the supported packages.

- I²C master features:
 - Clock generation
 - Start and stop generation
- I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
 - Standard speed (up to 100 kHz),
 - Fast speed (up to 400 kHz)
- Status flags:
 - Transmitter/receiver mode flag
 - End-of-byte transmission flag
 - I²C busy flag
- Error flags:
 - Arbitration lost condition for master mode
 - Acknowledgement failure after address/data transmission
 - Detection of misplaced start or stop condition
 - Overrun/underrun if clock stretching is disabled



- Interrupt:
 - Successful address/data communication
 - Error condition
 - Wakeup from Halt
- Wakeup from Halt on address detection in slave mode

5.9.3 Universal asynchronous receiver/transmitter with LIN support (LINUART)

The devices covered by this datasheet contain one LINUART interface. The interface is available on all the supported packages. The LINUART is an asynchronous serial communication interface which supports extensive LIN functions tailored for LIN slave applications. In LIN mode it is compliant to the LIN standards rev 1.2 to rev 2.1.

Detailed feature list:

LIN mode

Master mode:

- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for read back checking.

Slave mode:

- Autonomous header handling one single interrupt per valid header
- Mute mode to filter responses
- Identifier parity error checking
- LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
- Break detection at any time, even during a byte reception
- Header errors detection:
 - Delimiter too short
 - Synch field error
 - Deviation error (if automatic resynchronization is enabled)
 - Framing error in synch field or identifier field
 - Header time-out

57

UART mode

- Full duplex, asynchronous communications NRZ standard format (mark/space)
- High-precision baud rate generator
 - A common programmable transmit and receive baud rates up to f_{MASTER}/16
- Programmable data word length (8 or 9 bits) 1 or 2 stop bits parity control
- Separate enable bits for transmitter and receiver
- Error detection flags
- Reduced power consumption mode
- Multi-processor communication enter mute mode if address match does not occur
- Wakeup from mute mode (by idle line detection or address mark detection)
- Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line

5.10 Input/output specifications

The product features four different I/O types:

- Standard I/O 2 MHz
- Fast I/O up to 10 MHz
- High sink 8 mA, 2 MHz
- True open drain (I²C interface)

To decrease EMI (electromagnetic interference), high sink I/Os have a limited maximum slew rate. The rise and fall times are similar to those of standard I/Os.

The analog inputs are equipped with a low leakage analog switch. Additionally, the schmitt-trigger input stage on the analog I/Os can be disabled in order to reduce the device standby consumption.


STM8A I/Os are designed to withstand current injection. For a negative injection current of 4 mA, the resulting leakage current in the adjacent input does not exceed 1 μ A. Thanks to this feature, external protection diodes against current injection are no longer required.



6 Pinouts and pin description

6.1 Package pinouts

Figure 3. VFQFPN/LQFP 32-pin pinout



(HS) high sink capability.

577




Figure 4. LQFP 48-pin pinout

2. (HS) high sink capability.

Table 9. Legend/abbreviation

Туре	I= input, O	I= input, O = output, S = power supply					
Level	Input	CM = CMOS (standard for all I/Os)					
	Output	HS = High sink (8 mA)					
Output speed	O2 = Fast (O3 = Fast/s	O1 = Standard (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset					
Port and control	Input	float = floating, wpu = weak pull-up					
configuration	Output	Output T = true open drain, OD = open drain, PP = push pull					
Reset state	Bold X (pin state after reset release). Unless otherwise specified, the pin state is the same during the reset phas "under reset") and after internal reset release (i.e. at reset state).						



Table 10. STM8AF61xx/62xx (32 Kbytes) microcontroller pin description⁽¹⁾⁽²⁾

	Table 10. STM8AF61XX/62X						(32 Kbytes) IIIIC					T THE PITT GESCRIPTION	1
nur	in nbe r				Inpu	t		Out	put				
LQFP48	VFQFPN/LQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink	Speed	ОО	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
1	1	NRST	I/O	-	X	-	-	-	-	-	Reset		_
2	2	PA1/OSCIN ⁽³⁾	I/O	Х	Х	-	-	01	Х	Х	Port A1	Resonator/crystal in	_
3	3	PA2/OSCOUT	I/O	Х	Х	Х	-	01	Х	Х	Port A2	Resonator/crystal out	_
4	-	V _{SSIO_1}	S	-	-	-	-	-	-	-	I/O groun	d	_
5	4	V _{SS}	S	-	-	-	-	-	-	-	Digital gro	ound	_
6	5	VCAP	S	-	-	-	-	-	-	-	1.8 V reg	ulator capacitor	_
7	6	V_{DD}	S	-	-	-	-	-	-	-	Digital po	wer supply	_
8	7	V _{DDIO_1}	S	-	-	-	-	-	-	-	I/O powei	supply	_
-	8	PF4/AIN12 ⁽⁴⁾⁽⁵⁾	I/O	Х	Х		-	01	Х	Х	Port F4	Analog input 12	_
9	-	PA3/TIM2_CH3	I/O	X	Х	Х	-	01	Х	Х	Port A3	Timer 2 - channel 3	TIM3_CH1 [AFR1]
10	-	PA4	I/O	Х	Х	Х	-	О3	Х	Х	Port A4		_
11	-	PA5	I/O	Х	Х	Х	-	О3	Х	Х	Port A5		_
12	-	PA6	I/O	Х	Х	Х	-	О3	Х	Х	Port A6		_
13	9	V_{DDA}	S	-	-	-	-	-	-	-	Analog po	ower supply	_
14	10	V _{SSA}	S	-	-	-	-	-	-	-	Analog gr	ound	_
15	-	PB7/AIN7	I/O	Х	Х	Х	-	01	Х	Х	Port B7	Analog input 7	_
16	-	PB6/AIN6	I/O	Х	Х	Х	-	01	Х	Х	Port B6	Analog input 6	_
17	11	PB5/AIN5	I/O	X	Х	Х	-	01	Х	Х	Port B5	Analog input 5	I ² C_SDA [AFR6]
18	12	PB4/AIN4	I/O	х	Х	Х	-	01	х	Х	Port B4	Analog input 4	I ² C_SCL [AFR6]
19	13	PB3/AIN3	I/O	X	Х	Х	-	01	Х	Х	Port B3	Analog input 3	TIM1_ETR [AFR5]
20	14	PB2/AIN2	I/O	X	x	x	-	01	x	Х	Port B2	Analog input	TIM1_ NCC3 [AFR5]



Table 10. STM8AF61xx/62xx (32 Kbytes) microcontroller pin description⁽¹⁾⁽²⁾ (continued)

P nun	nbe	nbe			Inpu	t		Out	put				
LQFP48	VFQFPN/LQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink	Speed	ОО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
21	15	PB1/AIN1	I/O	х	х	х	-	O1	х	Х	Port B1	Analog input 1	TIM1_ NCC2 [AFR5]
22	16	PB0/AIN0	I/O	x	x	х	-	01	x	Х	Port B0	Analog input 0	TIM1_ NCC1 [AFR5]
23	-	PE7/AIN8	I/O	Х	Х		-	01	Х	Х	Port E7	Analog input 8	_
24		PE6/AIN9	I/O	X	Х	Х	-	01	Х	Χ	Port E7	Analog input 9	_
25	17	PE5/SPI_NSS	I/O	Х	Х	Х	-	01	Х	Χ	Port E5	SPI master/slave select	_
26	18	PC1/TIM1_CH1	I/O	Х	Х	Х	HS	О3	Х	Χ	Port C1	Timer 1 - channel 1	_
27	19	PC2/TIM1_CH2	I/O	Х	Х	Х	HS	О3	Х	Χ	Port C2	Timer 1- channel 2	_
28	20	PC3/TIM1_CH3	I/O	Х	Х	Х	HS	О3	Х	Χ	Port C3	Timer 1 - channel 3	_
29	21	PC4/TIM1_CH4	I/O	Х	Х	Х	HS	О3	Х	Х	Port C4	Timer 1 - channel 4	_
30	22	PC5/SPI_SCK	I/O	Х	Х	Х		О3	Х	Χ	Port C5	SPI clock	_
31	-	V _{SSIO_2}	S	-	-	-	-	-	-	-	I/O groun	d	_
32	-	V _{DDIO_2}	S	-	-	-	-	-	-	-	I/O power	supply	_
33	23	PC6/SPI_MOSI	I/O	х	Х	Х	-	О3	Х	Х	Port C6	SPI master out/ slave in	_
34	24	PC7/SPI_MISO	I/O	X	Х	Х	-	О3	Х	Χ	Port C7	SPI master in/ slave out	_
35	-	PG0	I/O	X	Х	-	-	01	Х	Х	Port G0	-	_
36	-	PG1	I/O	X	Х	-	-	01	Х	Х	Port G1	-	_
37	-	PE3/TIM1_BKIN	I/O	X	Х	Х	-	01	Х	Х	Port E3	Timer 1 - break input	
38		PE2/I ² C_SDA	I/O	X	_	Х	_	01	T ⁽⁶⁾	-	Port E2	I ² C data	_
39	_	PE1/I ² C_SCL	I/O	X	_	Х	_	01	T ⁽⁶⁾	-	Port E1	I ² C clock	_
40	-	PE0/CLK_CCO	I/O	x	Х	Х	-	О3	х	Х	Port E0	Configurable clock output	_



DocID14952 Rev 9

Table 10. STM8AF61xx/62xx (32 Kbytes) microcontroller pin description⁽¹⁾⁽²⁾ (continued)

P nun	nbe			Input			Output						
LQFP48	VFQFPN/LQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink	Speed	ОО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
41	25	PD0/TIM3_CH2	I/O	х	Х	х	HS	О3	х	х	Port D0	Timer 3 - channel 2	TIM1_BKIN [AFR3]/ CLK_CCO [AFR2]
42	26	PD1/SWIM ⁽⁷⁾	I/O	Х	Х	Х	HS	04	Х	Х	Port D1	SWIM data interface	_
43	27	PD2/TIM3_CH1	I/O	х	Х	Х	HS	О3	Х	х	Port D2	Timer 3 - channel 1	TIM2_CH3 [AFR1]
44	28	PD3/TIM2_CH2	I/O	х	Х	Х	HS	О3	Х	х	Port D3	Timer 2 - channel 2	ADC_ETR [AFR0]
45	29	PD4/TIM2_CH1/ BEEP	I/O	Х	Х	Х	HS	О3	Х	х	Port D4	Timer 2 - channel 1	BEEP output [AFR7]
46	30	PD5/ LINUART_TX	I/O	х	Х	Х	-	01	Х	Х	Port D5	LINUART data transmit	_
47	31	PD6/ LINUART_RX	I/O	X	X	Х	-	O1	Х	х	Port D6	LINUART data receive	_
48	32	PD7/TLI ⁽⁸⁾	I/O	X	Χ	Х	-	01	Χ	Х	Port D7	Top level interrupt	_

- 1. Refer to Table 9 for the definition of the abbreviations.
- 2. Reset state is shown in bold.
- In Halt/Active-halt mode this pad behaves in the following way:

 - the input/output path is disabled
 if the HSE clock is used for wakeup, the internal weak pull up is disabled
 if the HSE clock is off, internal weak pull up setting from corresponding OR bit is used
 By managing the OR bit correctly, it must be ensured that the pad is not left floating during Halt/Active-halt.
- 4. On this pin, a pull-up resistor as specified in Table 37. I/O static characteristics is enabled during the reset phase of the product.
- 5. AIN12 is not selectable in ADC scan mode or with analog watchdog.
- In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, week pull-up, and protection diode to V_{DD} are not implemented)
- 7. The PD1 pin is in input pull-up during the reset phase and after reset release.
- 8. If this pin is configured as interrupt pin, it will trigger the TLI.

DocID14952 Rev 9 28/91

6.2 Alternate function remapping

As shown in the rightmost column of *Table 10*, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. Refer to *Section 9: Option bytes on page 42*. When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of the STM8S and STM8A microcontroller families reference manual, RM0016).



DocID14952 Rev 9 29/91

7 Memory and register map

7.1 Memory map

Figure 5. Register and memory map of STM8A products




Table 11. Memory model for the devices covered in this datasheet

Flash program memory size	Flash program memory end address	RAM size	RAM end address	Stack roll-over address
32K	0x00 0FFFF			
16K	0x00 0BFFF	2K	0x00 07FF	0x00 0600
8K	0x00 09FFF			

47/

7.2 Register map

In this section the memory and register map of the devices covered by this datasheet is described. For a detailed description of the functionality of the registers, refer to the reference manual RM0016.

Table 12. I/O port hardware register map

Address	Block	Register label	Register name	Reset status
0x00 5000		PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0xXX ⁽¹⁾
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x00
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005		PB_ODR	Port B data output latch register	0x00
0x00 5006		PB_IDR	Port B input pin value register	0xXX ⁽¹⁾
0x00 5007	Port B	PB_DDR	Port B data direction register	0x00
0x00 5008		PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A		PC_ODR	Port C data output latch register	0x00
0x00 500B		PB_IDR	Port C input pin value register	0xXX ⁽¹⁾
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xXX ⁽¹⁾
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00
0x00 5014		PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0xXX ⁽¹⁾
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0xXX ⁽¹⁾
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00



DocID14952 Rev 9

Table 12. I/O port hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 501E		PG_ODR	Port G data output latch register	0x00
0x00 501F		PG_IDR	Port G input pin value register	0xXX ⁽¹⁾
0x00 5020	Port G	PG_DDR	Port G data direction register	0x00
0x00 5021		PG_CR1	Port G control register 1	0x00
0x00 5022		PG_CR2	Port G control register 2	0x00

^{1.} Depends on the external circuitry.

Table 13. General hardware register map

			naraware register map					
Address	Block	Register label	Register name	Reset status				
0x00 505A		FLASH_CR1	Flash control register 1	0x00				
0x00 505B		FLASH_CR2	Flash control register 2	0x00				
0x00 505C		FLASH_NCR2	Flash complementary control register 2	0xFF				
0x00 505D	Flash	FLASH_FPR	Flash protection register	0x00				
0x00 505E		FLASH_NFPR	Flash complementary protection register	0xFF				
0x00 505F		FLASH_IAPSR	Flash in-application programming status register	0x40				
0x00 5060 to 0x00 5061		Reserved area (2 bytes)						
0x00 5062	Flash	FLASH_PUKR	Flash Program memory unprotection register	0x00				
0x00 5063		F	Reserved area (1 byte)					
0x00 5064	Flash	FLASH_DUKR	Data EEPROM unprotection register	0x00				
0x00 5065 to 0x00 509F		Re	eserved area (59 bytes)					
0x00 50A0	ITC	EXTI_CR1	External interrupt control register 1	0x00				
0x00 50A1	110	EXTI_CR2	External interrupt control register 2	0x00				
0x00 50A2 to 0x00 50B2		Re	eserved area (17 bytes)					
0x00 50B3	RST	RST_SR	Reset status register	0xXX ⁽¹⁾				
0x00 50B4 to 0x00 50BF		Re	eserved area (12 bytes)					
0x00 50C0	CLK	CLK_ICKR	Internal clock control register	0x01				
0x00 50C1	CLK	CLK_ECKR	External clock control register	0x00				
0x00 50C2		F	Reserved area (1 byte)					

Table 13. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status				
0x00 50C3		CLK_CMSR	Clock master status register	0xE1				
0x00 50C4		CLK_SWR	Clock master switch register	0xE1				
0x00 50C5		CLK_SWCR	Clock switch control register	0xXX				
0x00 50C6	CLK	CLK_CKDIVR	Clock divider register	0x18				
0x00 50C7	CLK	CLK_PCKENR1	Peripheral clock gating register 1	0xFF				
0x00 50C8		CLK_CSSR	Clock security system register	0x00				
0x00 50C9		CLK_CCOR	Configurable clock control register	0x00				
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF				
0x00 50CB		F	Reserved area (1 byte)					
0x00 50CC		CLK_HSITRIMR	HSI clock calibration trimming register	0x00				
0x00 50CD	CLK	CLK_SWIMCCR	SWIM clock control register	0bXXXX XXX0				
0x00 50CE to 0x00 50D0		Reserved area (3 bytes)						
0x00 50D1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	WWDG_CR	WWDG control register	0x7F				
0x00 50D2	WWDG	WWDG_WR	WWDR window register	0x7F				
0x00 50D3 to 0x00 50DF		Re	eserved area (13 bytes)					
0x00 50E0		IWDG_KR	IWDG key register	0xXX ⁽²⁾				
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00				
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF				
0x00 50E3 to 0x00 50EF		Re	eserved area (13 bytes)					
0x00 50F0		AWU_CSR1	AWU control/status register 1	0x00				
0x00 50F1	AWU	AWU_APR	AWU asynchronous prescaler buffer register	0x3F				
0x00 50F2		AWU_TBR	AWU timebase selection register	0x00				
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F				
0x00 50F4 to 0x00 50FF		Re	eserved area (12 bytes)					



Table 13. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status					
0x00 5200		SPI_CR1	SPI control register 1	0x00					
0x00 5201		SPI_CR2	SPI control register 2	0x00					
0x00 5202		SPI_ICR	SPI interrupt control register	0x00					
0x00 5203	SPI	CDI	SPI_SR	SPI status register	0x02				
0x00 5204		SPI_DR	SPI data register	0x00					
0x00 5205		SPI_CRCPR	SPI CRC polynomial register	0x07					
0x00 5206		SPI_RXCRCR	SPI Rx CRC register	0xFF					
0x00 5207		SPI_TXCRCR	SPI Tx CRC register	0xFF					
0x00 5208 to 0x00 520F		Reserved area (8 bytes)							
0x00 5210		I2C_CR1	I2C control register 1	0x00					
0x00 5211		I2C_CR2	I2C control register 2	0x00					
0x00 5212		I2C_FREQR	I2C frequency register	0x00					
0x00 5213		I2C_OARL	I2C own address register low	0x00					
0x00 5214		I2C_OARH	I2C own address register high	0x00					
0x00 5215		Reserved area (1 byte)							
0x00 5216	I2C	I2C_DR	I2C data register	0x00					
0x00 5217	120	I2C_SR1	I2C status register 1	0x00					
0x00 5218		I2C_SR2	I2C status register 2	0x00					
0x00 5219		I2C_SR3	I2C status register 3	0x00					
0x00 521A		I2C_ITR	I2C interrupt control register	0x00					
0x00 521B		I2C_CCRL	I2C clock control register low	0x00					
0x00 521C		I2C_CCRH	I2C clock control register high	0x00					
0x00 521D		I2C_TRISER	I2C TRISE register	0x02					
0x00 521E to 0x00 523F		Re	eserved area (24 bytes)	•					

577

Table 13. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5240		UART2_SR	LINUART status register	0xC0
0x00 5241		UART2 DR	LINUART data register	0xXX
0x00 5242		UART2 BRR1	LINUART baud rate register 1	0x00
0x00 5243		UART2 BRR2	LINUART baud rate register 2	0x00
0x00 5244		UART2 CR1	LINUART control register 1	0x00
0x00 5245	LINUART	UART2_CR2	LINUART control register 2	0x00
0x00 5246		UART2_CR3	LINUART control register 3	0x00
0x00 5247		UART2_CR4	LINUART control register 4	0x00
0x00 5248			Reserved	
0x00 5249		UART2_CR6	LINUART control register 6	0x00
0x00 524A to 0x00 524F		R	eserved area (6 bytes)	
0x00 5250		TIM1_CR1	TIM1 control register 1	0x00
0x00 5251		TIM1_CR2	TIM1 control register 2	0x00
0x00 5252		TIM1_SMCR	TIM1 slave mode control register	0x00
0x00 5253		TIM1_ETR	TIM1 external trigger register	0x00
0x00 5254		TIM1_IER	TIM1 Interrupt enable register	0x00
0x00 5255		TIM1_SR1	TIM1 status register 1	0x00
0x00 5256		TIM1_SR2	TIM1 status register 2	0x00
0x00 5257		TIM1_EGR	TIM1 event generation register	0x00
0x00 5258		TIM1_CCMR1	TIM1 capture/compare mode register 1	0x00
0x00 5259		TIM1_CCMR2	TIM1 capture/compare mode register 2	0x00
0x00 525A		TIM1_CCMR3	TIM1 capture/compare mode register 3	0x00
0x00 525B	TIM1	TIM1_CCMR4	TIM1 capture/compare mode register 4	0x00
0x00 525C		TIM1_CCER1	TIM1 capture/compare enable register 1	0x00
0x00 525D		TIM1_CCER2	TIM1 capture/compare enable register 2	0x00
0x00 525E		TIM1_CNTRH	TIM1 counter high	0x00
0x00 525F		TIM1_CNTRL	TIM1 counter low	0x00
0x00 5260		TIM1_PSCRH	TIM1 prescaler register high	0x00
0x00 5261		TIM1_PSCRL	TIM1 prescaler register low	0x00
0x00 5262		TIM1_ARRH	TIM1 auto-reload register high	0xFF
0x00 5263		TIM1_ARRL	TIM1 auto-reload register low	0xFF
0,000 0200		_		



Table 13. General hardware register map (continued)

		1	vare register map (continued)						
Address	Block	Register label	Register name	Reset status					
0x00 5265		TIM1_CCR1H	TIM1 capture/compare register 1 high	0x00					
0x00 5266		TIM1_CCR1L	TIM1 capture/compare register 1 low	0x00					
0x00 5267		TIM1_CCR2H	TIM1 capture/compare register 2 high	0x00					
0x00 5268		TIM1_CCR2L	TIM1 capture/compare register 2 low	0x00					
0x00 5269		TIM1_CCR3H	TIM1 capture/compare register 3 high	0x00					
0x00 526A	TIM1	TIM1_CCR3L	TIM1 capture/compare register 3 low	0x00					
0x00 526B		TIM1_CCR4H	TIM1 capture/compare register 4 high	0x00					
0x00 526C		TIM1_CCR4L	TIM1 capture/compare register 4 low	0x00					
0x00 526D		TIM1_BKR	TIM1 break register	0x00					
0x00 526E		TIM1_DTR	TIM1 dead-time register	0x00					
0x00 526F		TIM1_OISR	TIM1 output idle state register	0x00					
0x00 5270 to 0x00 52FF		Reserved area (147 bytes)							
0x00 5300		TIM2_CR1	TIM2 control register 1	0x00					
0x00 5301		TIM2_IER	TIM2 interrupt enable register	0x00					
0x00 5302		TIM2_SR1	TIM2 status register 1	0x00					
0x00 5303		TIM2_SR2	TIM2 status register 2	0x00					
0x00 5304		TIM2_EGR	TIM2 event generation register	0x00					
0x00 5305		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00					
0x00 5306							TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00
0x00 5307		TIM2_CCMR3	TIM2 capture/compare mode register 3	0x00					
0x00 5308		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00					
0x00 5309	TIM2	TIM2_CCER2	TIM2 capture/compare enable register 2	0x00					
0x00 530A		TIM2_CNTRH	TIM2 counter high	0x00					
0x00 530B		TIM2_CNTRL	TIM2 counter low	0x00					
00 530C0x		TIM2_PSCR	TIM2 prescaler register	0x00					
0x00 530D		TIM2_ARRH	TIM2 auto-reload register high	0xFF					
0x00 530E		TIM2_ARRL	TIM2 auto-reload register low	0xFF					
0x00 530F		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00					
0x00 5310		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00					
0x00 5311		TIM2_CCR2H	TIM2 capture/compare reg. 2 high	0x00					
0x00 5312		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00					
0x00 5313		TIM2_CCR3H	TIM2 capture/compare register 3 high	0x00					



Table 13. General hardware register map (continued)

Reset				
Address	Block	Register label	Register name	status
0x00 5314	TIM2	TIM2_CCR3L	TIM2 capture/compare register 3 low	0x00
0x00 5315 to 0x00 531F	Reserved area (11 bytes)			
0x00 5320	TIM3	TIM3_CR1	TIM3 control register 1	0x00
0x00 5321		TIM3_IER	TIM3 interrupt enable register	0x00
0x00 5322		TIM3_SR1	TIM3 status register 1	0x00
0x00 5323		TIM3_SR2	TIM3 status register 2	0x00
0x00 5324		TIM3_EGR	TIM3 event generation register	0x00
0x00 5325		TIM3_CCMR1	TIM3 capture/compare mode register 1	0x00
0x00 5326		TIM3_CCMR2	TIM3 capture/compare mode register 2	0x00
0x00 5327		TIM3_CCER1	TIM3 capture/compare enable register 1	0x00
0x00 5328		TIM3_CNTRH	TIM3 counter high	0x00
0x00 5329		TIM3_CNTRL	TIM3 counter low	0x00
0x00 532A		TIM3_PSCR	TIM3 prescaler register	0x00
0x00 532B		TIM3_ARRH	TIM3 auto-reload register high	0xFF
0x00 532C		TIM3_ARRL	TIM3 auto-reload register low	0xFF
0x00 532D		TIM3_CCR1H	TIM3 capture/compare register 1 high	0x00
0x00 532E		TIM3_CCR1L	TIM3 capture/compare register 1 low	0x00
0x00 532F		TIM3_CCR2H	TIM3 capture/compare register 2 high	0x00
0x00 5330		TIM3_CCR2L	TIM3 capture/compare register 2 low	0x00
0x00 5331 to 0x00 533F	Reserved area (15 bytes)			
0x00 5340	TIM4	TIM4_CR1	TIM4 control register 1	0x00
0x00 5341		TIM4_IER	TIM4 interrupt enable register	0x00
0x00 5342		TIM4_SR	TIM4 status register	0x00
0x00 5343		TIM4_EGR	TIM4 event generation register	0x00
0x00 5344		TIM4_CNTR	TIM4 counter	0x00
0x00 5345		TIM4_PSCR	TIM4 prescaler register	0x00
0x00 5346		TIM4_ARR	TIM4 auto-reload register	0xFF
0x00 5347 to 0x00 53DF	Reserved area (185 bytes)			



Table 13. General hardware register map (continued)

0x00 53E0 ADC_DBORH ADC data buffer register 0 high 0x00 0x00 53E1 ADC_DBORL ADC data buffer register 0 low 0x00 0x00 53E2 ADC_DBIRH ADC data buffer register 1 high 0x00 0x00 53E3 ADC_DBIRL ADC data buffer register 1 low 0x00 0x00 53E4 ADC_DB2RH ADC data buffer register 2 high 0x00 0x00 53E6 ADC_DB2RL ADC data buffer register 2 low 0x00 0x00 53E8 ADC_DB3RH ADC data buffer register 3 low 0x00 0x00 53E8 ADC_DB3RL ADC data buffer register 3 low 0x00 0x00 53E8 ADC_DB4RH ADC data buffer register 4 low 0x00 0x00 53E8 ADC_DB5RH ADC data buffer register 4 low 0x00 0x00 53E8 ADC_DB5RH ADC data buffer register 5 low 0x00 0x00 53E0 ADC_DB5RL ADC data buffer register 6 low 0x00 0x00 53E1 ADC_DB6RL ADC data buffer register 7 low 0x00 0x00 53E0 ADC_DB7RL ADC data buffer register 8 low 0x00 0x00 53E1	Address	Block	Register label	Register name	Reset
0x00 53E1 ADC_DB0RL ADC data buffer register 0 low 0x00 0x00 53E2 ADC_DB1RH ADC data buffer register 1 high 0x00 0x00 53E3 ADC_DB1RL ADC data buffer register 1 low 0x00 0x00 53E4 ADC_DB2RH ADC data buffer register 2 high 0x00 0x00 53E6 ADC_DB2RL ADC data buffer register 2 low 0x00 0x00 53E7 ADC_DB3RH ADC data buffer register 3 low 0x00 0x00 53E8 ADC_DB4RH ADC data buffer register 3 low 0x00 0x00 53E8 ADC_DB4RH ADC data buffer register 4 low 0x00 0x00 53E8 ADC_DB4RH ADC data buffer register 4 low 0x00 0x00 53E8 ADC_DB5RH ADC data buffer register 5 low 0x00 0x00 53E8 ADC_DB5RH ADC data buffer register 6 low 0x00 0x00 53E9 ADC_DB6RL ADC data buffer register 7 low 0x00 0x00 53E0 ADC_DB6RL ADC data buffer register 7 low 0x00 0x00 53E1 ADC_DB7RH ADC data buffer register 7 low 0x00 0x00 53E1					
0x00 53E2 ADC_DB1RH ADC data buffer register 1 high 0x00 0x00 53E3 ADC_DB1RL ADC data buffer register 1 low 0x00 0x00 53E4 ADC_DB2RH ADC data buffer register 2 high 0x00 0x00 53E6 ADC_DB2RL ADC data buffer register 2 low 0x00 0x00 53E7 ADC_DB3RH ADC data buffer register 3 low 0x00 0x00 53E8 ADC_DB4RH ADC data buffer register 4 low 0x00 0x00 53E8 ADC_DB5RH ADC data buffer register 4 low 0x00 0x00 53EA ADC_DB5RH ADC data buffer register 5 low 0x00 0x00 53EB ADC_DB5RH ADC data buffer register 6 low 0x00 0x00 53EB ADC_DB6RL ADC data buffer register 6 low 0x00 0x00 53ED ADC_DB6RL ADC data buffer register 6 low 0x00 0x00 53ED ADC_DB7RL ADC data buffer register 7 low 0x00 0x00 53EF ADC_DB7RL ADC data buffer register 7 low 0x00 0x00 53F0 ADC_DB8RL ADC data buffer register 8 low 0x00 0x00 53F1					
0x00 53E3 ADC_DB1RL ADC data buffer register 1 low 0x00 0x00 53E4 ADC_DB2RH ADC data buffer register 2 high 0x00 0x00 53E5 ADC_DB2RL ADC data buffer register 2 low 0x00 0x00 53E6 ADC_DB3RH ADC data buffer register 3 high 0x00 0x00 53E8 ADC_DB3RL ADC data buffer register 3 low 0x00 0x00 53EA ADC_DB4RH ADC data buffer register 4 low 0x00 0x00 53EB ADC_DB5RH ADC data buffer register 5 high 0x00 0x00 53ED ADC_DB5RH ADC data buffer register 5 low 0x00 0x00 53ED ADC_DB6RH ADC data buffer register 6 low 0x00 0x00 53EE ADC_DB6RL ADC data buffer register 6 low 0x00 0x00 53EF ADC_DB7RL ADC data buffer register 7 low 0x00 0x00 53F0 ADC_DB8RL ADC data buffer register 8 low 0x00 0x00 53F1 ADC_DB8RL ADC data buffer register 9 low 0x00 0x00 53F2 ADC_DB9RL ADC data buffer register 9 low 0x00 0x00 53F3					
0x00 53E4 ADC _DB2RH ADC data buffer register 2 high 0x00 0x00 53E5 ADC _DB2RL ADC data buffer register 2 low 0x00 0x00 53E6 ADC _DB3RH ADC data buffer register 3 high 0x00 0x00 53E7 ADC _DB3RL ADC data buffer register 3 low 0x00 0x00 53E8 ADC _DB4RH ADC data buffer register 4 high 0x00 0x00 53EA ADC _DB5RH ADC data buffer register 4 low 0x00 0x00 53EB ADC _DB5RH ADC data buffer register 5 high 0x00 0x00 53ED ADC _DB5RL ADC data buffer register 5 low 0x00 0x00 53ED ADC _DB6RL ADC data buffer register 6 low 0x00 0x00 53EF ADC _DB6RL ADC data buffer register 6 low 0x00 0x00 53F0 ADC _DB7RL ADC data buffer register 7 low 0x00 0x00 53F1 ADC _DB8RL ADC data buffer register 8 low 0x00 0x00 53F2 ADC _DB8RL ADC data buffer register 8 low 0x00 0x00 53F3 ADC _DB9RL ADC data buffer register 9 low 0x00 0x0	0x00 53E2				0x00
0x00 53E5 ADC _DB2RL ADC data buffer register 2 low 0x00 0x00 53E6 ADC _DB3RH ADC data buffer register 3 high 0x00 0x00 53E7 ADC _DB3RL ADC data buffer register 3 low 0x00 0x00 53E8 ADC _DB4RH ADC data buffer register 4 high 0x00 0x00 53E9 ADC _DB5RL ADC data buffer register 4 low 0x00 0x00 53ED ADC _DB5RL ADC data buffer register 5 high 0x00 0x00 53ED ADC _DB6RL ADC data buffer register 6 high 0x00 0x00 53ED ADC _DB6RL ADC data buffer register 6 low 0x00 0x00 53ED ADC _DB7RL ADC data buffer register 7 high 0x00 0x00 53ED ADC _DB7RL ADC data buffer register 7 low 0x00 0x00 53EF ADC _DB7RL ADC data buffer register 7 low 0x00 0x00 53F0 ADC _DB8RL ADC data buffer register 8 high 0x00 0x00 53F1 ADC _DB9RL ADC data buffer register 9 high 0x00 0x00 53F3 ADC _DB9RL ADC data buffer register 9 high 0x00 <td< td=""><td>0x00 53E3</td><td></td><td>ADC _DB1RL</td><td>ADC data buffer register 1 low</td><td>0x00</td></td<>	0x00 53E3		ADC _DB1RL	ADC data buffer register 1 low	0x00
ADC_DB3RH ADC data buffer register 3 high 0x00	0x00 53E4		ADC _DB2RH	ADC data buffer register 2 high	0x00
ADC_DB8RL ADC data buffer register 4 low 0x00	0x00 53E5		ADC _DB2RL	ADC data buffer register 2 low	0x00
ADC	0x00 53E6		ADC _DB3RH	ADC data buffer register 3 high	0x00
ADC	0x00 53E7		ADC _DB3RL	ADC data buffer register 3 low	0x00
ADC	0x00 53E8		ADC _DB4RH	ADC data buffer register 4 high	0x00
0x00 53EA ADC_DB5RH ADC data buffer register 5 high 0x00 0x00 53EB ADC_DB5RL ADC data buffer register 5 low 0x00 0x00 53EC ADC_DB6RH ADC data buffer register 6 high 0x00 0x00 53ED ADC_DB6RL ADC data buffer register 6 low 0x00 0x00 53EE ADC_DB7RH ADC data buffer register 7 high 0x00 0x00 53F0 ADC_DB8RH ADC data buffer register 7 low 0x00 0x00 53F1 ADC_DB8RH ADC data buffer register 8 high 0x00 0x00 53F2 ADC_DB8RL ADC data buffer register 9 high 0x00 0x00 53F3 ADC_DB9RL ADC data buffer register 9 high 0x00 0x00 53F4 to 0x00 53F4 to 0x00 53F4 to 0x00 53F4 to 0x00 5400 ADC_DB9RL ADC data buffer register 9 low 0x00 0x00 5401 ADC_CCSR ADC control/status register 0x00 0x00 5402 ADC_CR2 ADC configuration register 1 0x00 0x00 5403 ADC_DRH ADC data register high 0xXX 0x00 5405 ADC_DRL ADC data register low 0xXX	0x00 53E9	ADC	ADC _DB4RL	ADC data buffer register 4 low	0x00
0x00 53EC ADC _DB6RH ADC data buffer register 6 high 0x00 0x00 53ED ADC _DB6RL ADC data buffer register 6 low 0x00 0x00 53EE ADC _DB7RH ADC data buffer register 7 high 0x00 0x00 53FF ADC _DB7RL ADC data buffer register 7 low 0x00 0x00 53F0 ADC _DB8RH ADC data buffer register 8 high 0x00 0x00 53F1 ADC _DB8RL ADC data buffer register 8 low 0x00 0x00 53F2 ADC _DB9RL ADC data buffer register 9 high 0x00 0x00 53F3 ADC _DB9RL ADC data buffer register 9 low 0x00 0x00 53F4 ADC _DB9RL ADC data buffer register 9 low 0x00 0x00 53F5 Reserved area (12 bytes) 0x00 0x00 5400 ADC _CSR ADC control/status register 0x00 0x00 5401 ADC _CR1 ADC configuration register 1 0x00 0x00 5402 ADC _CR2 ADC configuration register 2 0x00 0x00 5403 ADC _DRH ADC data register high 0xXX 0x00 5406 ADC _TDRH ADC Sc	0x00 53EA	ADC	ADC _DB5RH	ADC data buffer register 5 high	0x00
0x00 53ED ADC_DB6RL ADC data buffer register 6 low 0x00 0x00 53EE ADC_DB7RH ADC data buffer register 7 high 0x00 0x00 53EF ADC_DB7RL ADC data buffer register 7 low 0x00 0x00 53F0 ADC_DB8RH ADC data buffer register 8 high 0x00 0x00 53F1 ADC_DB8RL ADC data buffer register 8 low 0x00 0x00 53F2 ADC_DB9RH ADC data buffer register 9 high 0x00 0x00 53F3 ADC_DB9RL ADC data buffer register 9 low 0x00 0x00 53F4 to 0x00 53FF ADC_DB9RL ADC data buffer register 9 low 0x00 0x00 5400 ADC_CSR ADC control/status register 9 low 0x00 0x00 5401 ADC_CSR ADC configuration register 1 0x00 0x00 5402 ADC_CR2 ADC configuration register 2 0x00 0x00 5403 ADC_CR3 ADC configuration register 3 0x00 0x00 5404 ADC_DRH ADC data register low 0xXX 0x00 5406 ADC_TDRL ADC Schmitt trigger disable register high 0x00 0x00 5407	0x00 53EB		ADC _DB5RL	ADC data buffer register 5 low	0x00
0x00 53EE ADC _DB7RH ADC data buffer register 7 high 0x00 0x00 53FF ADC _DB7RL ADC data buffer register 7 low 0x00 0x00 53F0 ADC _DB8RH ADC data buffer register 8 high 0x00 0x00 53F1 ADC _DB8RL ADC data buffer register 8 low 0x00 0x00 53F2 ADC _DB9RH ADC data buffer register 9 high 0x00 0x00 53F3 ADC _DB9RL ADC data buffer register 9 low 0x00 0x00 53F4 to 0x00 53FF ADC _DB9RL ADC data buffer register 9 low 0x00 0x00 5400 Reserved area (12 bytes) 0x00 0x00 5401 ADC _CSR ADC control/status register 0x00 0x00 5402 ADC _CR1 ADC configuration register 1 0x00 0x00 5403 ADC _CR2 ADC configuration register 2 0x00 0x00 5404 ADC _DRH ADC data register high 0xXX 0x00 5405 ADC _DRL ADC data register low 0xXX ADC _DRL ADC Schmitt trigger disable register 0x00 0x00 5407 ADC _DRL ADC _Schmitt trigger disable	0x00 53EC		ADC _DB6RH	ADC data buffer register 6 high	0x00
0x00 53EF ADC _DB7RL ADC data buffer register 7 low 0x00 0x00 53F0 ADC _DB8RH ADC data buffer register 8 high 0x00 0x00 53F1 ADC _DB8RL ADC data buffer register 8 low 0x00 0x00 53F2 ADC _DB9RH ADC data buffer register 9 high 0x00 0x00 53F3 ADC _DB9RL ADC data buffer register 9 low 0x00 0x00 53F4 to 0x00 53FF Reserved area (12 bytes) 0x00 0x00 5400 ADC _CSR ADC control/status register 0x00 0x00 5401 ADC _CR1 ADC configuration register 1 0x00 0x00 5402 ADC _CR2 ADC configuration register 2 0x00 0x00 5403 ADC _CR3 ADC configuration register 3 0x00 0x00 5404 ADC _DRH ADC data register high 0xXX 0x00 5405 ADC _DRL ADC data register low 0xXX 0x00 5406 ADC _TDRL ADC Schmitt trigger disable register high 0x00 0x00 5407 ADC _TDRL ADC Schmitt trigger disable register high 0x00 0x00 5408 ADC _HTRL	0x00 53ED		ADC _DB6RL	ADC data buffer register 6 low	0x00
0x00 53F0 ADC _DB8RH ADC data buffer register 8 high 0x00 0x00 53F1 ADC _DB8RL ADC data buffer register 8 low 0x00 0x00 53F2 ADC _DB9RH ADC data buffer register 9 high 0x00 0x00 53F3 ADC _DB9RL ADC data buffer register 9 low 0x00 0x00 53F4 to 0x00 53FF Reserved area (12 bytes) 0x00 0x00 5400 ADC _CSR ADC control/status register 0x00 0x00 5401 ADC _CR1 ADC configuration register 1 0x00 0x00 5402 ADC _CR2 ADC configuration register 2 0x00 0x00 5403 ADC _CR2 ADC configuration register 3 0x00 0x00 5404 ADC _DRH ADC data register high 0xXX 0x00 5405 ADC _DRL ADC data register low 0xXX 0x00 5406 ADC _TDRH ADC Schmitt trigger disable register high 0x00 0x00 5407 ADC _TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC _HTRL ADC high threshold register high 0xFF 0x00 5409 ADC _HTRL	0x00 53EE		ADC _DB7RH	ADC data buffer register 7 high	0x00
0x00 53F1 ADC _DB8RL ADC data buffer register 8 low 0x00 0x00 53F2 ADC _DB9RH ADC data buffer register 9 high 0x00 0x00 53F3 ADC _DB9RL ADC data buffer register 9 low 0x00 0x00 53F4 to 0x00 53FF Reserved area (12 bytes) 0x00 0x00 5400 ADC _CSR ADC control/status register 0x00 0x00 5401 ADC _CR1 ADC configuration register 1 0x00 0x00 5402 ADC _CR2 ADC configuration register 2 0x00 0x00 5403 ADC _CR3 ADC configuration register 3 0x00 0x00 5404 ADC _DRH ADC data register high 0xXX 0x00 5405 ADC _DRL ADC data register low 0xXX ADC _TDRH ADC Schmitt trigger disable register high 0x00 0x00 5406 ADC _TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC _HTRH ADC high threshold register high 0xFF 0x00 5409 ADC _HTRL ADC high threshold register low 0x03	0x00 53EF		ADC _DB7RL	ADC data buffer register 7 low	0x00
0x00 53F2 ADC _DB9RH ADC data buffer register 9 high 0x00 0x00 53F3 ADC _DB9RL ADC data buffer register 9 low 0x00 0x00 53F4 to 0x00 53FF Reserved area (12 bytes) 0x00 0x00 5400 ADC _CSR ADC control/status register 0x00 0x00 5401 ADC _CR1 ADC configuration register 1 0x00 0x00 5402 ADC _CR2 ADC configuration register 2 0x00 0x00 5403 ADC _CR3 ADC configuration register 3 0x00 0x00 5404 ADC _DRH ADC data register high 0xXX ADC _DRL ADC data register low 0xXX ADC _TDRH ADC Schmitt trigger disable register high 0x00 ADC _TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC _HTRH ADC high threshold register high 0xFF 0x00 5409 ADC _HTRL ADC high threshold register low 0x03	0x00 53F0		ADC _DB8RH	ADC data buffer register 8 high	0x00
0x00 53F3 ADC_DB9RL ADC data buffer register 9 low 0x00 0x00 53F4 to 0x00 53FF Reserved area (12 bytes) 0x00 0x00 5400 ADC_CSR ADC control/status register 0x00 0x00 5401 ADC_CR1 ADC configuration register 1 0x00 0x00 5402 ADC_CR2 ADC configuration register 2 0x00 0x00 5403 ADC_CR3 ADC configuration register 3 0x00 0x00 5404 ADC_DRH ADC data register high 0xXX 0x00 5405 ADC_DRL ADC data register low 0xXX 0x00 5406 ADC_TDRH ADC Schmitt trigger disable register high 0x00 0x00 5407 ADC_TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC_HTRH ADC high threshold register high 0xFF 0x00 5409 ADC_HTRL ADC high threshold register low 0x03	0x00 53F1		ADC _DB8RL	ADC data buffer register 8 low	0x00
0x00 53F4 to 0x00 53FF Reserved area (12 bytes) 0x00 5400 ADC _CSR ADC control/status register 0x00 0x00 5401 ADC _CR1 ADC configuration register 1 0x00 0x00 5402 ADC _CR2 ADC configuration register 2 0x00 0x00 5403 ADC _CR3 ADC configuration register 3 0x00 0x00 5404 ADC _DRH ADC data register high 0xXX 0x00 5405 ADC _DRL ADC data register low 0xXX ADC _TDRH ADC Schmitt trigger disable register high 0x00 0x00 5407 ADC _TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC _HTRH ADC high threshold register high 0xFF 0x00 5409 ADC _HTRL ADC high threshold register low 0x03	0x00 53F2		ADC _DB9RH	ADC data buffer register 9 high	0x00
0x00 53FF ADC _CSR ADC control/status register 0x00 0x00 5401 ADC _CR1 ADC configuration register 1 0x00 0x00 5402 ADC _CR2 ADC configuration register 2 0x00 0x00 5403 ADC _CR3 ADC configuration register 3 0x00 0x00 5404 ADC _DRH ADC data register high 0xXX 0x00 5405 ADC _DRL ADC data register low 0xXX ADC _DRL ADC Schmitt trigger disable register high 0x00 0x00 5406 ADC _TDRH ADC Schmitt trigger disable register low 0x00 0x00 5407 ADC _TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC _HTRH ADC high threshold register high 0xFF 0x00 5409 ADC _HTRL ADC high threshold register low 0x03	0x00 53F3		ADC _DB9RL	ADC data buffer register 9 low	0x00
0x00 5401 ADC_CR1 ADC configuration register 1 0x00 0x00 5402 ADC_CR2 ADC configuration register 2 0x00 0x00 5403 ADC_CR3 ADC configuration register 3 0x00 0x00 5404 ADC_DRH ADC data register high 0xXX 0x00 5405 ADC_DRL ADC data register low 0xXX ADC_DRL ADC Schmitt trigger disable register high 0x00 0x00 5406 ADC_TDRL ADC Schmitt trigger disable register low 0x00 0x00 5407 ADC_TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC_HTRH ADC high threshold register high 0xFF 0x00 5409 ADC_HTRL ADC high threshold register low 0x03			Re	eserved area (12 bytes)	
0x00 5402 ADC_CR2 ADC configuration register 2 0x00 0x00 5403 ADC_CR3 ADC configuration register 3 0x00 0x00 5404 ADC_DRH ADC data register high 0xXX 0x00 5405 ADC_DRL ADC data register low 0xXX ADC_TDRH ADC Schmitt trigger disable register high 0x00 0x00 5407 ADC_TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC_HTRH ADC high threshold register high 0xFF 0x00 5409 ADC_HTRL ADC high threshold register low 0x03	0x00 5400		ADC _CSR	ADC control/status register	0x00
0x00 5403ADC_CR3ADC configuration register 30x000x00 5404ADC_DRHADC data register high0xXX0x00 5405ADC_DRLADC data register low0xXX0x00 5406ADC_TDRHADC Schmitt trigger disable register high0x000x00 5407ADC_TDRLADC Schmitt trigger disable register low0x000x00 5408ADC_HTRHADC high threshold register high0xFF0x00 5409ADC_HTRLADC high threshold register low0x03	0x00 5401		ADC_CR1	ADC configuration register 1	0x00
0x00 5404 ADC_DRH ADC data register high 0xXX 0x00 5405 ADC ADC_DRL ADC data register low 0xXX 0x00 5406 ADC_TDRH ADC Schmitt trigger disable register high 0x00 0x00 5407 ADC_TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC_HTRH ADC high threshold register high 0xFF 0x00 5409 ADC_HTRL ADC high threshold register low 0x03	0x00 5402		ADC_CR2	ADC configuration register 2	0x00
0x00 5405 ADC_DRL ADC data register low 0xXX 0x00 5406 ADC_TDRH ADC Schmitt trigger disable register high 0x00 0x00 5407 ADC_TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC_HTRH ADC high threshold register high 0xFF 0x00 5409 ADC_HTRL ADC high threshold register low 0x03	0x00 5403		ADC_CR3	ADC configuration register 3	0x00
ADC ADC_TDRH ADC Schmitt trigger disable register high 0x00 0x00 5407 0x00 5408 ADC_TDRL ADC Schmitt trigger disable register low 0x00 ADC_TDRL ADC Schmitt trigger disable register low 0x00 ADC_HTRH ADC high threshold register high 0xFF ADC_HTRL ADC high threshold register low 0x03	0x00 5404		ADC_DRH	ADC data register high	0xXX
0x00 5406 ADC_TDRH ADC Schmitt trigger disable register high 0x00 0x00 5407 ADC_TDRL ADC Schmitt trigger disable register low 0x00 0x00 5408 ADC_HTRH ADC high threshold register high 0xFF 0x00 5409 ADC_HTRL ADC high threshold register low 0x03	0x00 5405		ADC_DRL	ADC data register low	0xXX
0x00 5407 ADC_IDRL low 0x00 0x00 5408 ADC_HTRH ADC high threshold register high 0x05 ADC_HTRL ADC high threshold register low 0x03	0x00 5406	ADC	ADC_TDRH		0x00
0x00 5409 ADC_HTRL ADC high threshold register low 0x03	0x00 5407		ADC_TDRL		0x00
	0x00 5408		ADC _HTRH	ADC high threshold register high	0xFF
0x00 540A ADC LTRH ADC low threshold register high 0x00	0x00 5409		ADC_HTRL	ADC high threshold register low	0x03
	0x00 540A		ADC _LTRH	ADC low threshold register high	0x00



Table 13. General hardware register map (continued)

Address	Block	Register label Register name		Reset status	
0x00 540B		ADC_LTRL	ADC low threshold register low	0x00	
0x00 540C		ADC_AWSRH	ADC watchdog status register high	0x00	
0x00 540D	ADC	ADC_AWSRL	ADC watchdog status register low	0x00	
0x00 540E		ADC _AWCRH	ADC watchdog control register high	0x00	
0x00 540F		ADC _AWCRH ADC watchdog control register low		0x00	
0x00 5410 to 0x00 541F	Reserved area (16 bytes)				

^{1.} Depends on the previous reset source.

Table 14. CPU/SWIM/debug module/interrupt controller registers

Address	Block	Register label	Register name	Reset status
0x00 7F00		А	Accumulator	0x00
0x00 7F01		PCE	Program counter extended	0x00
0x00 7F02		PCH	Program counter high	0x80
0x00 7F03		PCL	Program counter low	0x00
0x00 7F04		XH	X index register high	0x00
0x00 7F05	CPU ⁽¹⁾	XL	X index register low	0x00
0x00 7F06		YH	Y index register high	0x00
0x00 7F07		YL	Y index register low	0x00
0x00 7F08		SPH	Stack pointer high	0x17 ⁽²⁾
0x00 7F09		SPL	Stack pointer low	0xFF
0x00 7F0A		CC	Condition code register	0x28
0x00 7F0B to 0x00 7F5F			Reserved area (85 bytes)	
0x00 7F60	CPU	CFG_GCR	Global configuration register	0x00
0x00 7F70		ITC_SPR1	Interrupt software priority register 1	0xFF
0x00 7F71		ITC_SPR2	Interrupt software priority register 2	0xFF
0x00 7F72	ITC	ITC_SPR3	Interrupt software priority register 3	0xFF
0x00 7F73	110	ITC_SPR4	Interrupt software priority register 4	0xFF
0x00 7F74		ITC_SPR5	C_SPR5 Interrupt software priority register 5	
0x00 7F75		ITC_SPR6	Interrupt software priority register 6	0xFF
0x00 7F76 to 0x00 7F79	Reserved area (4 bytes)			
0x00 7F80	SWIM	SWIM_CSR	SWIM_CSR SWIM control status register	



DocID14952 Rev 9

39/91

^{2.} Write only register.

Table 14. CPU/SWIM/debug module/interrupt controller registers (continued)

Address	Block	Register label Register name		Reset status		
0x00 7F81 to 0x00 7F8F		Reserved area (15 bytes)				
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF		
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF		
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF		
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF		
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF		
0x00 7F95	DM	DM_BK2RL	DM breakpoint 2 register low byte	0xFF		
0x00 7F96		DM_CR1	DM debug module control register 1	0x00		
0x00 7F97		DM_CR2	DM debug module control register 2	0x00		
0x00 7F98		DM_CSR1	DM debug module control/status register 1	0x10		
0x00 7F99		DM_CSR2	DM debug module control/status register 2	0x00		
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF		
0x00 7F9B to 0x00 7F9F	Reserved area (5 bytes)					

^{1.} Accessible by debug module only

Table 15. Temporary memory unprotection registers

Address	Block	Register label	Register name	Reset status
0x00 5800		TMU_K1	Temporary memory unprotection key register 1	0x00
0x00 5801		TMU_K2	Temporary memory unprotection key register 2	0x00
0x00 5802		TMU_K3	Temporary memory unprotection key register 3	0x00
0x00 5803		TMU_K4	Temporary memory unprotection key register 4	0x00
0x00 5804	TMU	TMU_K5	Temporary memory unprotection key register 5	0x00
0x00 5805		TMU_K6	Temporary memory unprotection key register 6	0x00
0x00 5806		TMU_K7	Temporary memory unprotection key register 7	0x00
0x00 5807		TMU_K8	Temporary memory unprotection key register 8	0x00
0x00 5808		TMU_CSR	Temporary memory unprotection control and status register	0x00

577

^{2.} Product dependent value, see Figure 5: Register and memory map of STM8A products.

8 Interrupt table

Table 16. STM8A interrupt table

Priority	Source block	Description	Interrupt vector address	Wakeup from Halt	Comments
_	Reset	Reset	0x00 8000	Yes	User RESET vector
_	TRAP	SW interrupt	0x00 8004	_	_
0	TLI	External top level interrupt	0x00 8008	_	_
1	AWU	Auto-wakeup from Halt	0x00 800C	Yes	_
2	Clock controller	Main clock controller	0x00 8010	_	_
3	MISC	Ext interrupt E0	0x00 8014	Yes	Port A interrupts
4	MISC	Ext interrupt E1	0x00 8018	Yes	Port B interrupts
5	MISC	Ext interrupt E2	0x00 801C	Yes	Port C interrupts
6	MISC	Ext interrupt E3	0x00 8020	Yes	Port D interrupts
7	MISC	Ext interrupt E4	0x00 8024	Yes	Port E interrupts
8	Reserved ⁽¹⁾	-	_	_	
9	Reserved ⁽¹⁾	_	_	_	-
10	SPI	End of transfer	0x00 8030	Yes	_
11	Timer 1	Update/overflow/ trigger/break	0x00 8034	_	_
12	Timer 1	Capture/compare	0x00 8038	_	_
13	Timer 2	Update/overflow	0x00 803C	_	
14	Timer 2	Capture/compare	0x00 8040	_	-
15	Timer 3	Update/overflow	0x00 8044	_	_
16	Timer 3	Capture/compare	0x00 8048	_	_
17	Reserved ⁽¹⁾	_	_	_	-
18	Reserved ⁽¹⁾	_	_	_	_
19	I ² C	I ² C interrupts	0x00 8054	Yes	_
20	LINUART	Tx complete/error	0x00 8058	_	-
21	LINUART	Receive data full reg.	0x00 805C	_	_
22	ADC	End of conversion	0x00 8060	_	_
23	Timer 4	Update/overflow	0x00 8064	_	_
24	EEPROM	End of Programming/ Write in not allowed area	0x00 8068	_	_

^{1.} All reserved and unused interrupts must be initialized with 'IRET' for robust programming.



9 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Each option byte has to be stored twice, for redundancy, in a regular form (OPTx) and a complemented one (NOPTx), except for the ROP (read-out protection) option byte and option bytes 8 to 16.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in *Table 17: Option bytes* below.

Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP and UBC options that can only be toggled in ICP mode (via SWIM).

Refer to the STM8 Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Table 17. Option bytes

Addr.	Option	Option		Option bits					Factory default		
Addr.	name	byte no.	7	6	5	4	3	2	1	0	setting
0x00 4800	Read-out protection (ROP)	OPT0		ROP[7:0]					0x00		
0x00 4801	User boot code	OPT1	Rese	erved			UBC	C[5:0]			0x00
0x00 4802	(UBC)	NOPT1	Rese	erved			NUB	C[5:0]			0xFF
0x00 4803	Alternate function	OPT2	AFR7	AFR6	AFR5	AFR4	AFR3	AFR2	AFR1	AFR0	0x00
0x00 4804	remapping (AFR)	NOPT2	NAFR 7	NAFR 6	NAFR 5	NAFR 4	NAFR 3	NAFR 2	NAFR 1	NAFR 0	0xFF
0x00 4805	Watchdog	OPT3		Reserve	d	16MHZ TRIM0	LSI _EN	IWDG _HW	WWDG _HW	WWDG _HALT	0x00
0x00 4806	option	NOPT3		Reserve	d	N16MHZ TRIM0	NLSI _EN	NIWDG _HW	NWWD G_HW	NWWG _HALT	0xFF
0x00 4807	Clock	OPT4		Res	served		EXT CLK	CKAWU SEL	PRS C1	PRS C0	0x00
0x00 4808	option	NOPT4	Reserved				NEXT CLK	NCKAW USEL	NPR SC1	NPR SC0	0xFF
0x00 4809	HSE clock	OPT5		HSECNT[7:0]					0x00		
0x00 480A	startup	NOPT5				NHSE	CNT[7:0]				0xFF

577

Table 17. Option bytes (continued)

	Option	Option		Option bits						Factory	
Addr.	name	byte no.	7	6	5	4	3	2	1	0	default setting
0x00 480B	TMU	OPT6				TM	U[3:0]				0x00
0x00 480C	TIVIO	NOPT6				NTN	ИU[3:0]				0xFF
0x00 480D	Flash wait	OPT7				Reserve	ed			WAIT STATE	0x00
0x00 480E	states	NOPT7				Reserve	ed			NWAIT STATE	0xFF
0x00 480F						Reserved					
0x00 4810		ОРТ8				TMU_K	(EY 1 [7:0]				0x00
0x00 4811		ОРТ9				TMU_K	(EY 2 [7:0]				0x00
0x00 4812		OPT10				TMU_K	(EY 3 [7:0]				0x00
0x00 4813		OPT11				TMU_K	(EY 4 [7:0]				0x00
0x00 4814	TMU	OPT12				TMU_K	(EY 5 [7:0]				0x00
0x00 4815		OPT13				TMU_K	(EY 6 [7:0]				0x00
0x00 4816		OPT14				TMU_K	(EY 7 [7:0]				0x00
0x00 4817		OPT15				TMU_K	(EY 8 [7:0]				0x00
0x00 4818		OPT16		TMU_MAXATT [7:0]						0xC7	
0x00 4819 to 487D						Reserved					
0x00 487E	Boot-	OPT17				BL	[7:0]				0x00
0x00 487F	loader ⁽¹⁾	NOPT17				NB	BL[7:0]				0xFF

^{1.} This option consists of two bytes that must have a complementary value in order to be valid. If the option is invalid, it has no effect on EMC reset.

Table 18. Option byte description

Ontion but a	Table 18. Option byte description
Option byte no.	Description
ОРТ0	ROP[7:0]: Memory readout protection (ROP) 0xAA: Enable readout protection (write access via SWIM protocol) Note: Refer to the STM8S and STM8A microcontroller families reference manual (RM0016) section on Flash/EEPROM memory readout protection for details.
OPT1	UBC[5:0]: User boot code area 0x00: No UBC, no write-protection 0x01: Page 0 to 1 defined as UBC, memory write-protected 0x02: Page 0 to 3 defined as UBC, memory write-protected 0x03 to 0x3F: Pages 4 to 63 defined as UBC, memory write-protected Note: Refer to the STM8S and STM8A microcontroller families reference manual (RM0016) section on Flash/EEPROM write protection for more details.
OPT2	AFR7: Alternate function remapping option 7 0: Port D4 alternate function = TIM2_CH1 1: Port D4 alternate function = BEEP AFR6: Alternate function remapping option 6 0: Port B5 alternate function = AIN5, port B4 alternate function = AIN4 1: Port B5 alternate function = I²C_SDA, port B4 alternate function = I²C_SCL. AFR5: Alternate function remapping option 5 0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2, port B1 alternate function = AIN1, port B0 alternate function = AIN0. 1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, port B0 alternate function = TIM1_CH2N, port B0 alternate function = TIM3_CH2 1: Port D0 alternate function = CLK_CCO Note: AFR2 option has priority over AFR3 if both are activated AFR1: Alternate function remapping option 1 0: Port A3 alternate function = TIM2_CH3, port D2 alternate function TIM3_CH1. 1: Port A3 alternate function = TIM3_CH1, port D2 alternate function TIM2_CH3. AFR0: Alternate function remapping option 0 0: Port D3 alternate function = TIM2_CH2
	0: Port D3 alternate function = TIM2_CH2 1: Port D3 alternate function = ADC_ETR



Table 18. Option byte description (continued)

Option byte no.	Description
	HSITRIM: Trimming option for 16 MHz internal RC oscillator
	O: 3-bit on-the-fly trimming (compatible with devices based on the 128K silicon) 1: 4-bit on-the-fly trimming
	LSI_EN: Low speed internal clock enable
	O: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source
OPT3	IWDG_HW: Independent watchdog
01 13	IWDG independent watchdog activated by software IWDG independent watchdog activated by hardware
	WWDG_HW: Window watchdog activation
	WWDG window watchdog activated by software WWDG window watchdog activated by hardware
	WWDG_HALT: Window watchdog reset on Halt
	No reset generated on Halt if WWDG active Reset generated on Halt if WWDG active
	EXTCLK: External clock selection
	External crystal connected to OSCIN/OSCOUT External clock signal on OSCIN
	CKAWUSEL: Auto-wakeup unit/clock
OPT4	Use clock source selected for AWU HSE clock with prescaler selected as clock source for AWU
	PRSC[1:0]: AWU clock prescaler
	00: Reserved
	01: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler
	11: 4 MHz to 128 kHz prescaler
	HSECNT[7:0]: HSE crystal oscillator stabilization time
OPT5	This configures the stabilization time to 0.5, 8, 128, and 2048 HSE cycles with corresponding option byte values of 0xE1, 0xD2, 0xB4, and 0x00.
	TMU[3:0]: Enable temporary memory unprotection
OPT6	0101: TMU disabled (permanent ROP). Any other value: TMU enabled.
OPT7	Reserved
OPT8	TMU_KEY 1 [7:0]: Temporary unprotection key 0
07 10	Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT9	TMU_KEY 2 [7:0]: Temporary unprotection key 1 Temporary unprotection key: Must be different from 0x00 or 0xFF
ODT40	TMU_KEY 3 [7:0]: Temporary unprotection key 2
OPT10	Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT11	TMU_KEY 4 [7:0]: Temporary unprotection key 3
OFIII	Temporary unprotection key: Must be different from 0x00 or 0xFF



Table 18. Option byte description (continued)

Option byte no.	Description
OPT12	TMU_KEY 5 [7:0]: Temporary unprotection key 4 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT13	TMU_KEY 6 [7:0]: Temporary unprotection key 5 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT14	TMU_KEY 7 [7:0]: Temporary unprotection key 6 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT15	TMU_KEY 8 [7:0]: Temporary unprotection key 7 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT16	TMU_MAXATT [7:0]: TMU access failure counter TMU_MAXATT can be initialized with the desired value only if TMU is disabled (TMU[3:0]=0101 in OPT6 option byte). When TMU is enabled, any attempt to temporary remove the readout protection by using wrong key values increments the counter. When the option byte value reaches 0x08, the Flash memory and data EEPROM are erased.
OPT17	BL [7:0]: Bootloader enable If this option byte is set to 0x55 (complementary value 0xAA) the bootloader program is activated also in case of a programmed code memory (for more details, see the bootloader user manual, UM0560).



10 Electrical characteristics

10.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

10.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100 % of the devices with an ambient temperature at $T_A = -40$ °C, $T_A = 25$ °C, and $T_A = T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

10.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 5.0 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.

10.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

10.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 6.


Figure 6. Pin loading conditions

STM8A pin

10.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 7.

Figure 7. Pin input voltage



10.2 Absolute maximum ratings

Stresses above those listed as 'absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 19. Voltage characteristics

Symbol	Ratings	Min	Max	Unit	
V _{DDx} - V _{SS}	Supply voltage (including V _{DDA and} V _{DDIO}) ⁽¹⁾	-0.3	6.5	V	
V	Input voltage on true open drain pins (PE1, PE2) ⁽²⁾	V _{SS} - 0.3	6.5	V	
V_{IN}	Input voltage on any other pin ⁽²⁾	V _{SS} - 0.3	V _{DD} + 0.3	V	
V _{DDx} - V _{DD}	Variations between different power pins	-	50	mV	
V _{SSx} - V _{SS}	Variations between all the different ground pins	-	50	IIIV	
V _{ESD}	Electrostatic discharge voltage		ite maximum cal sensitivity, page 73	•	

^{1.} All power (V_{DD} , V_{DDIO} , V_{DDA}) and ground (V_{SS} , V_{SSIO} , V_{SSA}) pins must always be connected to the external power supply

57

I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} < V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected

Symbol Ratings Max. Unit Total current into V_{DDIO} power lines (source)⁽¹⁾⁽²⁾⁽³⁾ 100 I_{VDDIO} Total current out of V_{SS IO} ground lines (sink)⁽¹⁾⁽²⁾⁽³⁾ 100 I_{VSSIO} Output current sunk by any I/O and control pin 20 mΑ I_{10} Output current source by any I/Os and control pin -20 I_{INJ(PIN)}⁽⁴⁾ Injected current on any pin ±10 Sum of injected currents 50 I_{INJ(TOT)}

Table 20. Current characteristics

- All power (V_{DD}, V_{DDIO}, V_{DDA}) and ground (V_{SS}, V_{SSIO}, V_{SSA}) pins must always be connected to the external supply.
- 2. The total limit applies to the sum of operation and injected currents.
- V_{DDIO} includes the sum of the positive injection currents. V_{SSIO} includes the sum of the negative injection currents.
- 4. This condition is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{IN,I/(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. For true open-drain pads, there is no positive injection current allowed and the corresponding V_{IN} maximum must always be respected.

Table 21. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to 150	°C
T _J	Maximum junction temperature	160	

Table 22. Operating lifetime⁽¹⁾

Symbol	Ratings	Value	Unit
OLF	Conforming to AEC-Q100 rev G	–40 to 125 °C	Grade 1
OLI	Comorning to AEC-Q 100 fev G	–40 to 150 °C	Grade 0

1. For detailed mission profile analysis, please contact your local ST Sales Office.



10.3 Operating conditions

Table 23. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{CPU}	Internal CPU clock frequency	T _A = -40 °C to 150 °C	0	16	MHz
$V_{\rm DD/}V_{\rm DDIO}$	Standard operating voltage	-	3.0	5.5	V
(1)	C _{EXT} : capacitance of external capacitor		470	3300	nF
V _{CAP} ⁽¹⁾	ESR of external capacitor	at 1 MHz ⁽²⁾	-	0.3	Ω
	ESL of external capacitor	at i wii iz	-	15	nΗ
	Power dissipation (all temperature ranges)	LQFP32	-	85	
P_{D}		VFQFPN32	-	200	mW
		LQFP48	-	88	
		Suffix A		85	
T	Ambient temperature	Suffix B		105	
T _A	Ambient temperature	Suffix C		125	
		Suffix D ⁽³⁾	40	150	°C
		Suffix A	-40	90	
TJ	lunction tomporature reserv	Suffix B		110	
	Junction temperature range	Suffix C		130	
		Suffix D ⁽³⁾		155	

Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum value must be respected for the full application range.

57/

^{2.} This frequency of 1 MHz as a condition for V_{CAP} parameters is given by design of internal regulator.

^{3.} Available on STM8AF62xx devices only.




Figure 8. f_{CPUmax} versus V_{DD}

1. This figure is valid only for STM8AF62xx devices.

Table 24. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{VDD}	V _{DD} rise time rate	-	2 ⁽¹⁾	-	∞	μοΔ/
	V _{DD} fall time rate	-	2 ⁽¹⁾	-	∞	µs/V
+	Reset release delay	V _{DD} rising	-	1	1.7	ms
t _{TEMP}	Reset generation delay	V _{DD} falling	-	3	-	μs
V _{IT+}	Power-on reset threshold ⁽²⁾	-	2.65	2.8	2.95	V
V _{IT-}	Brown-out reset threshold	-	2.58	2.73	2.88	V
V _{HYS(BOR)}	Brown-out reset hysteresis	-	-	70 ⁽¹⁾	-	mV


^{1.} Guaranteed by design, not tested in production

^{2.} If V_{DD} is below 3 V, the code execution is guaranteed above the V_{IT-} and V_{IT+} thresholds. RAM content is kept. The EEPROM programming sequence must not be initiated.

10.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 23*. Care should be taken to limit the series inductance to less than 15 nH.

Figure 9. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

10.3.2 Supply current characteristics

The current consumption is measured as described in *Figure 6 on page 47* and *Figure 7 on page 48*.

If not explicitly stated, general conditions of temperature and voltage apply.

Table 25. Total current consumption in Run, Wait and Slow mode. General conditions for V_{DD} apply, $T_A = -40$ to 150 °C

Symbol	Parameter	Condi	tions	Тур	Max	Unit
		All peripherals	f _{CPU} = 16 MHz	7.4	14	
(1)	Supply current in	clocked, code executed from Flash	f _{CPU} = 8 MHz	4.0	7.4 ⁽²⁾	
I _{DD(RUN)} ⁽¹⁾	Run mode	program memory, HSE external clock	f _{CPU} = 4 MHz	2.4	4.1 ⁽²⁾	
		(without resonator)	f _{CPU} = 2 MHz	1.5	2.5	
		All peripherals	f _{CPU} = 16 MHz	3.7	5.0	
(1)	Supply current in Run mode	rent in executed from RAW	f _{CPU} = 8 MHz	2.2	3.0 ⁽²⁾	
I _{DD(RUN)} ⁽¹⁾			f _{CPU} = 4 MHz	1.4	2.0 ⁽²⁾	
			f _{CPU} = 2 MHz	1.0	1.5	mA
			f _{CPU} = 16 MHz	1.65	2.5	
(1)	Supply current in	CPU stopped, all peripherals off, HSE	f _{CPU} = 8 MHz	1.15	1.9 ⁽²⁾	
I _{DD(WFI)} ⁽¹⁾	Wait mode	external clock	f _{CPU} = 4 MHz	0.90	1.6 ⁽²⁾	
			f _{CPU} = 2 MHz	0.80	1.5	
(1)	Supply current in	f _{CPU} scaled down, all peripherals off,	Ext. clock 16 MHz f _{CPU} = 125 kHz	1.50	1.95	
I _{DD(SLOW)} ⁽¹⁾	Slow mode	code executed from RAM	LSI internal RC f _{CPU} = 128 kHz	1.50	1.80 ⁽²⁾	

^{1.} The current due to I/O utilization is not taken into account in these values.

57

^{2.} Values not tested in production. Design guidelines only.

Table 26. Total current consumption in Halt and Active-halt modes. General conditions for V_{DD} apply, $T_A = -40$ to 55 °C

			Conditi	ons				
Symbol	Parameter	Main voltage regulator (MVR) ⁽¹⁾	Flash mode ⁽²⁾	Clock source and specific temperature condition	Тур	Max	Unit	
			Power-	Clocks stopped	5	35 ⁽³⁾		
I _{DD(H)}	Supply current in Halt mode	Off	down	Clocks stopped, T _A = 25 °C	5	25		
	Supply current in Active-halt mode with regulator on	On	Power- down	Ext. clock 16 MHz f _{MASTER} = 125 kHz	770	900 ⁽³⁾	μA	
.			down	LSI clock 128 kHz	150	230 ⁽³⁾		
I _{DD(AH)}	Supply current in Active halt		Power-	LSI clock 128 kHz	25	42 ⁽³⁾		
	Supply current in Active-halt mode with regulator off	Off	Off down		LSI clock 128 kHz, T _A = 25 °C	25	30	
t	Wakeup time from Active- halt mode with regulator on	On	Operating	T _Δ = -40 to 150 °C	10	30 ⁽³⁾	μs	
t _{WU(AH)}	Wakeup time from Active- halt mode with regulator off Off	Off	mode	1 _A = -40 to 130 °C	50	80 ⁽³⁾	μδ	

- 1. Configured by the REGAH bit in the CLK_ICKR register.
- 2. Configured by the AHALT bit in the FLASH_CR1 register.
- 3. Data based on characterization results. Not tested in production.

Current consumption for on-chip peripherals

Table 27. Oscillator current consumption

Symbol	Parameter	Conditions		Тур	Max ⁽¹⁾	Unit
			f _{OSC} = 24 MHz	1	2.0 ⁽³⁾	
I _{DD(OSC)}	HSE oscillator current	ceramic resonator,	f _{OSC} = 16 MHz	0.6	-	
-DD(OSC)	consumption ⁽²⁾	CL = 33 pF V _{DD} = 5 V	f _{OSC} = 8 MHz	0.57	-	mA
		Quartz or	f _{OSC} = 24 MHz	0.5	1.0 ⁽³⁾	IIIA
I _{DD(OSC)}	HSE oscillator current consumption ⁽²⁾	ceramic resonator,	f _{OSC} = 16 MHz	0.25	-	
(OSC)		CL = 33 pF V _{DD} = 3.3 V	f _{OSC} = 8 MHz	0.18	-	

- 1. During startup, the oscillator current consumption may reach 6 mA.
- The supply current of the oscillator can be further optimized by selecting a high quality resonator with small R_m value. Refer to crystal manufacturer for more details
- 3. Informative data.



Table 28. Programming current consumption

Symbol	Parameter	Conditions	Тур	Max	Unit
I _{DD(PROG)}	Programming current	V _{DD} = 5 V, -40 °C to 150 °C, erasing and programming data or Flash program memory	1.0	1.7	mA


Table 29. Typical peripheral current consumption $V_{DD} = 5.0 V^{(1)}$

Symbol	Parameter	Typ. f _{master} = 2 MHz	Typ. f _{master} = 16 MHz	Unit
I _{DD(TIM1)}	TIM1 supply current ⁽²⁾	0.03	0.23	
I _{DD(TIM2)}	TIM2 supply current (2)	0.02	0.12	
I _{DD(TIM3)}	TIM3 supply current ⁽²⁾	0.01	0.1	
I _{DD(TIM4)}	TIM4 supply current ⁽²⁾	0.004	0.03	
I _{DD(LINUART)}	LINUART supply current ⁽²⁾	0.03	0.11	
I _{DD(SPI)}	SPI supply current ⁽²⁾	0.01	0.04	mA
I _{DD(I²C)}	I ² C supply current ⁽²⁾	0.02	0.06	
I _{DD(AWU)}	AWU supply current ⁽²⁾	0.003	0.02	
I _{DD(TOT_DIG)}	All digital peripherals on	0.22	1	
I _{DD(ADC)}	ADC supply current when converting ⁽³⁾	0.93	0.95	

Typical values not tested in production. Since the peripherals are powered by an internally regulated, constant digital supply voltage, the values are similar in the full supply voltage range.


Current consumption curves


Figure 10 to *Figure 15* show typical current consumption measured with code executing in RAM.



Data based on a differential I_{DD} measurement between no peripheral clocked and a single active peripheral. This measurement does not include the pad toggling consumption.

Data based on a differential I_{DD} measurement between reset configuration and continuous A/D conversions.





10.3.3 External clock sources and timing characteristics

HSE user external clock

Subject to general operating conditions for V_{DD} and T_A.

Table 30. HSE user external clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	T _A is -40 to 150 °C	0 ⁽¹⁾	-	16	MHz
V _{HSEdHL}	Comparator hysteresis	-	0.1 x V _{DD}	-	-	
V _{HSEH}	OSCIN input pin high level voltage	-	0.7 x V _{DD}	-	V _{DD}	V
V _{HSEL}	OSCIN input pin low level voltage	-	V _{SS}	-	0.3 x V _{DD}	
I _{LEAK_HSE}	OSCIN input leakage current	V _{SS} < V _{IN} < V _{DD}	-1	-	+1	μA

^{1.} In CSS is used, the external clock must have a frequency above 500 kHz.



Figure 16. HSE external clock source

HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied using a crystal/ceramic resonator oscillator of up to 16 MHz. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

	14810 0 11 110.	_ 000				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _F	Feedback resistor	-	-	220	-	kΩ
C _{L1} /C _{L2} ⁽¹⁾	Recommended load capacitance	-	-	-	20	pF
g _m	Oscillator transconductance	-	5	-	-	mA/V
t _{SU(HSE)} ⁽²⁾	Startup time	V _{DD} is stabilized	-	2.8	-	ms

Table 31. HSE oscillator characteristics

- 1. The oscillator needs two load capacitors, C_{L1} and C_{L2} , to act as load for the crystal. The total load capacitance (C_{load}) is $(C_{L1} * C_{L2})/(C_{L1} + C_{L2})$. If $C_{L1} = C_{L2}$, $C_{load} = C_{L1}$ / 2. Some oscillators have built-in load capacitors, C_{L1} and C_{L2} .
- 2. This value is the startup time, measured from the moment it is enabled (by software) until a stabilized 16 MHz oscillation is reached. It can vary with the crystal type that is used.




Figure 17. HSE oscillator circuit diagram



HSE oscillator critical g_m formula

The crystal characteristics have to be checked with the following formula:

where $\mathbf{g}_{\text{mcrit}}$ can be calculated with the crystal parameters as follows:

$$g_{mcrit} = (2 \times \Pi \times {}^{f}HSE)^{2} \times R_{m}(2Co + C)^{2}$$

R_m: Notional resistance (see crystal specification)

L_m: Notional inductance (see crystal specification)

C_m: Notional capacitance (see crystal specification)

Co: Shunt capacitance (see crystal specification)

 $C_{L1} = C_{L2} = C$: Grounded external capacitance

10.3.4 Internal clock sources and timing characteristics


Subject to general operating conditions for V_{DD} and T_A .

High speed internal RC oscillator (HSI)

Table 32. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency		-	16	-	MHz
	HSI oscillator user	Trimmed by the application	-1 ⁽¹⁾	-	1 ⁽¹⁾	
trimming accuracy ACC _{HS}	trimming accuracy	for any V _{DD} and T _A conditions	-0.5 ⁽¹⁾	-	0.5 ⁽¹⁾	
	HSI oscillator accuracy (factory calibrated)	$3.0 \text{ V} \le \text{ V}_{DD} \le 5.5 \text{ V},$ -40 °C $\le \text{T}_A \le 150 \text{ °C}$	-5	-	5	%
		$3.0V \le V_{DD} \le 5.5V$, $-40^{\circ}C \le T_{A} \le 125^{\circ}C$	-2.5 ⁽²⁾	-	2.5 ⁽²⁾	
t _{su(HSI)}	HSI oscillator wakeup time		-	-	2 ⁽³⁾	μs

- 1. Depending on option byte setting (OPT3 and NOPT3)
- 2. These values are guaranteed for STM8AF62x6ITx order codes only.
- 3. Guaranteed by characterization, not tested in production




Low speed internal RC oscillator (LSI)

Subject to general operating conditions for V_{DD} and T_{A} .

Table 33. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	Frequency	-	112	128	144	kHz
t _{su(LSI)}	LSI oscillator wakeup time	-	-	ı	7 ⁽¹⁾	μs

1. Data based on characterization results, not tested in production.



 $\overline{\Delta}$

58/91

10.3.5 Memory characteristics

Flash program memory/data EEPROM memory

General conditions: $T_A = -40$ to 150 °C.

Table 34. Flash program memory/data EEPROM memory

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD}	Operating voltage (all modes, execution/write/erase)	f _{CPU} is 0 to 16 MHz with 0 ws	3.0	-	5.5	>
V _{DD}	Operating voltage (code execution)	f _{CPU} is 0 to 16 MHz with 0 ws	2.6	-	5.5	V
t _{prog}	Standard programming time (including erase) for byte/word/block (1 byte/4 bytes/128 bytes)	-	-	6	6.6	ms
prog	Fast programming time for 1 block (128 bytes)	-	ı	3	3.3	
t _{erase}	Erase time for 1 block (128 bytes)	-	ı	3	3.3	ms

Table 35. Flash program memory

Symbol	Parameter	Condition	Min	Max	Unit
T _{WE}	Temperature for writing and erasing	-	-40	150	°C
N _{WE}	Flash program memory endurance (erase/write cycles) ⁽¹⁾	T _A = 25 °C	1000	-	cycles
t	Data retention time	T _A = 25 °C	40	-	veare
^T RET	Data retention time	T _A = 55 °C	20	-	years

^{1.} The physical granularity of the memory is four bytes, so cycling is performed on four bytes even when a write/erase operation addresses a single byte.

Table 36. Data memory

Symbol	Parameter	Condition	Min	Max	Unit
T _{WE}	Temperature for writing and erasing		-40	150	°C
N	Data memory endurance ⁽¹⁾	T _A = 25 °C	300 k	-	cvcles
N _{WE}	(erase/write cycles)	T _A = -40°C to 125 °C	100 k ⁽²⁾	-	Cycles
	Data retention time	T _A = 25 °C	40 ⁽²⁾⁽³⁾	-	voore
^t RET	Data retention time	T _A = 55 °C	20 ⁽²⁾⁽³⁾	ı	years

The physical granularity of the memory is four bytes, so cycling is performed on four bytes even when a write/erase operation addresses a single byte.



^{2.} More information on the relationship between data retention time and number of write/erase cycles is available in a separate technical document.

^{3.} Retention time for 256B of data memory after up to 1000 cycles at 125 $^{\circ}$ C.

10.3.6 I/O port pin characteristics

General characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified. All unused pins must be kept at a fixed voltage, using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Table 37. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage		-0.3 V		0.3 x V _{DD}	
V _{IH}	Input high level voltage		0.7 x V _{DD}		V _{DD} + 0.3 V	
V _{hys}	Hysteresis ⁽¹⁾		-	0.1 x V _{DD}	-	_
V	Output high level voltage	Standard I/0, V _{DD} = 5 V, I = 3 mA	V _{DD} - 0.5 V	-	-	_
V _{OH}	Output high level voltage	Standard I/0, V _{DD} = 3 V, I = 1.5 mA	V _{DD} - 0.4 V	-	-	
		High sink and true open drain I/0, V _{DD} = 5 V I = 8 mA	-	-	0.5	
V _{OL}	Output low level voltage	Standard I/0, V _{DD} = 5 V I = 3 mA	-	-	0.6	V
		Standard I/0, V _{DD} = 3 V I = 1.5 mA	-	-	0.4	
R _{pu}	Pull-up resistor	V_{DD} = 5 V, V_{IN} = V_{SS}	35	50	65	kΩ
		Fast I/Os Load = 50 pF	-	-	35 ⁽²⁾	
	Rise and fall time	Standard and high sink I/Os Load = 50 pF	-	-	125 ⁽²⁾	,,
t _R , t _F	(10% - 90%)	Fast I/Os Load = 20 pF			20 ⁽²⁾	ns
		Standard and high sink I/Os Load = 20 pF			50 ⁽²⁾	
I _{lkg}	Digital input pad leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μA
	Analog input pad leakage	$V_{SS} \le V_{IN} \le V_{DD}$ -40 °C < T _A < 125 °C	-	-	±250	20
I _{lkg ana}	current	$V_{SS} \le V_{IN} \le V_{DD}$ -40 °C < T _A < 150 °C	-	-	±500	nA
I _{lkg(inj)}	Leakage current in adjacent I/O ⁽³⁾	Injection current ±4 mA	-	-	±1 ⁽³⁾	μA
I _{DDIO}	Total current on either V _{DDIO} or V _{SSIO}	Including injection currents	-	-	60	mA

^{1.} Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production.

577

- 2. Guaranteed by design.
- 3. Data based on characterization results, not tested in production.

0 2.5

3

3.5

-40°C -25°C 5 85°C **-**125°C $V_{\rm LL}/V_{\rm IH}$ 3 2 1

Figure 20. Typical V_{IL} and V_{IH} vs V_{DD} @ four temperatures




 $V_{DD}[V]$

4.5


5

5.5

6











Typical output level curves


Figure 23 to Figure 32 show typical output level curves measured with output on a single pin.











10.3.7 Reset pin characteristics


Subject to general operating conditions for $V_{\mbox{\scriptsize DD}}$ and $T_{\mbox{\scriptsize A}}$ unless otherwise specified.

Table 38. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage ⁽¹⁾	-	V_{SS}	-	0.3 x V _{DD}	
V _{IH(NRST)}	NRST input high level voltage ⁽¹⁾	-	0.7 x V _{DD}	-	V _{DD}	
V _{OL(NRST)}	NRST output low level voltage ⁽¹⁾	I _{OL} = 3 mA	-	-	0.6	٧
R _{PU(NRST)}	NRST pull-up resistor	-	30	40	60	kΩ
t _{IFP}	NRST input filtered pulse ⁽¹⁾	-	85	-	315	ns
t _{INFP(NRST)}	NRST Input not filtered pulse duration ⁽²⁾		500			ns

- 1. Data based on characterization results, not tested in production.
- 2. Data guaranteed by design, not tested in production.

Figure 33. Typical NRST $\rm V_{IL}$ and $\rm V_{IH}$ vs $\rm V_{DD}$ @ four temperatures



57






Figure 34. Typical NRST pull-up resistance R_{PU} vs V_{DD}





The reset network shown in *Figure 36* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below $V_{IL(NRST)}$ max (see *Table 38: NRST pin characteristics*), otherwise the reset is not taken into account internally.




Figure 36. Recommended reset pin protection

57/

10.3.8 TIM 1, 2, 3, and 4 timer specifications

Subject to general operating conditions for V_{DD} , f_{MASTER} , and T_{A} unless otherwise specified.

Table 39. TIM 1, 2, 3, and 4 electrical specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{EXT}	Timer external clock frequency ⁽¹⁾	-	-	-	16	MHz

^{1.} Not tested in production. On 64 Kbyte devices, the frequency is limited to 16 MHz.

10.3.9 SPI serial peripheral interface

Unless otherwise specified, the parameters given in *Table 40* are derived from tests performed under ambient temperature, f_{MASTER} frequency and V_{DD} supply voltage conditions. $t_{MASTER} = 1/f_{MASTER}$.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 40. SPI characteristics

Symbol	Parameter	Conditions		Min	Max	Unit
		Master mode		0	10	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode	V _{DD} < 4.5 V		6 ⁽¹⁾	MHz
" C(SCK)		Slave mode	V _{DD} = 4.5 V to 5.5 V	0	8 ⁽¹⁾	
t _{r(SCK}) t _{f(SCK)}	SPI clock rise and fall time	Capacitive load: C =	= 30 pF	-	25 ⁽²⁾	
t _{su(NSS)} ⁽³⁾	NSS setup time	Slave mode		4 * t _{MASTER}	-	
t _{h(NSS)} ⁽³⁾	NSS hold time	Slave mode		70	-	
$t_{\text{w(SCKH)}}^{(3)}$	SCK high and low time	Master mode		t _{SCK} /2 - 15	t _{SCK} /2 + 15	
t _{su(MI)} (3)	Data input setup time	Master mode		5	-	
$t_{su(MI)}^{(3)} (3)$ $t_{su(SI)}^{(3)}$	Data input setup time	Slave mode		5	-	
t _{h(MI)} (3) t _{h(SI)} (3)	Data input hold time	Master mode		7	-	ns
t _{h(SI)} (3)	Data input noid time	Slave mode		10	-	
t _{a(SO)} (3)(4)	Data output access time	Slave mode		-	3* t _{MASTER}	
t _{dis(SO)} (3)(5)	Data output disable time	Slave mode		25		
t _{v(SO)} (3)	Data output valid time	Slave mode	V _{DD} < 4.5 V	-	75	
l _v (SO)` ′	Data output valid time	(after enable edge)	V _{DD} = 4.5 V to 5.5 V	-	53	
t _{v(MO)} ⁽³⁾	Data output valid time	Master mode (after enable edge)		-	30	
t _{h(SO)} (3)	Data output hold time	Slave mode (after enable edge)		31	-	
t _{h(MO)} (3)	Data output noid time	Master mode (after	enable edge)	12		

^{1.} $f_{SCK} < f_{MASTER}/2$.

^{2.} The pad has to be configured accordingly (fast mode).

- Values based on design simulation and/or characterization results, and not tested in production.
- Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.




Figure 37. SPI timing diagram where slave mode and CPHA = 0

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .




Figure 38. SPI timing diagram where slave mode and CPHA = 1

1. Measurement points are at CMOS levels: $0.3 V_{DD}$ and $0.7 V_{DD}$.






Figure 39. SPI timing diagram - master mode

1. Measurement points are at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}$

577

10.3.10 I²C interface characteristics

Table 41. I²C characteristics

Symbol	Parameter	Standard	mode I ² C	Fast mod	de I ² C ⁽¹⁾	Unit
Symbol	Farameter	Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	Ullit
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	ше
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0(3)	-	0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time (V _{DD} = 3 to 5.5 V)	-	1000	-	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time (V _{DD} = 3 to 5.5 V)	-	300	-	300	
t _{h(STA)}	START condition hold time	4.0	-	0.6	-	
t _{su(STA)}	Repeated START condition setup time	4.7	-	0.6	-	μs
t _{su(STO)}	STOP condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7	-	1.3	-	μs
C _b	Capacitive load for each bus line	-	400	-	400	pF

^{1.} f_{MASTER} , must be at least 8 MHz to achieve max fast I^2C speed (400 kHz)

^{2.} Data based on standard I²C protocol requirement, not tested in production

The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

^{4.} The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL

10.3.11 10-bit ADC characteristics

Subject to general operating conditions for V_{DDA} , f_{MASTER} , and T_A unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{ADC}	ADC clock frequency	-	111 kHz	-	4 MHz	kHz/MHz
V _{DDA}	Analog supply	-	3	-	5.5	
V _{REF+}	Positive reference voltage	-	2.75	-	V_{DDA}	
V _{REF-}	Negative reference voltage	-	V _{SSA}	-	0.5	V
		-	V _{SSA}	-	V_{DDA}	-
V _{AIN}	Conversion voltage range ⁽¹⁾	Devices with external V _{REF+} / V _{REF-} pins	V _{REF-}	-	V _{REF+}	+
C _{samp}	Internal sample and hold capacitor	-	-	-	3	pF
t _S ⁽¹⁾	Sampling time	f _{ADC} = 2 MHz	-	1.5	-	
l's'	(3 x 1/f _{ADC})	f _{ADC} = 4 MHz	-	0.75	-	
+	Wakeup time from standby	f _{ADC} = 2 MHz	-	7	-	
t _{STAB}	wakeup time nom standby	f _{ADC} = 4 MHz	-	3.5	-	μs
	Total conversion time including	f _{ADC} = 2 MHz	-	7	-	
t _{CONV}	sampling time (14 x 1/f _{ADC})	f _{ADC} = 4 MHz	-	3.5	-	
R _{switch}	Equivalent switch resistance	-	-	-	30	kΩ

Table 42. ADC characteristics

During the sample time, the sampling capacitance, C_{samp} (3 pF typ), can be charged/discharged by the
external source. The internal resistance of the analog source must allow the capacitance to reach its final
voltage level within t_S. After the end of the sample time t_S, changes of the analog input voltage have no
effect on the conversion result.




Figure 40. Typical application with ADC

1. Legend: R_{AIN} = external resistance, C_{AIN} = capacitors, C_{samp} = internal sample and hold capacitor.


577

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
E _T	Total unadjusted error ⁽²⁾		1.4	3 ⁽³⁾	
E _O	Offset error ⁽²⁾		0.8	3	
E _G	Gain error ⁽²⁾	f _{ADC} = 2 MHz	0.1	2	
E _D	Differential linearity error ⁽²⁾		0.9	1	
E _L	Integral linearity error ⁽²⁾		0.7	1.5	
E _T	Total unadjusted error ⁽²⁾		1.9 ⁽⁴⁾	4 ⁽⁴⁾	LSB
E _O	Offset error ⁽²⁾		1.3 ⁽⁴⁾	4 ⁽⁴⁾	
E _G	Gain error ⁽²⁾	f _{ADC} = 4 MHz	0.6 ⁽⁴⁾	3 ⁽⁴⁾	
E _D	Differential linearity error ⁽²⁾		1.5 ⁽⁴⁾	2 ⁽⁴⁾	
E _L	Integral linearity error ⁽²⁾		1.2 ⁽⁴⁾	1.5 ⁽⁴⁾	

Table 43. ADC accuracy for $V_{DDA} = 5 V$

- 1. Max value is based on characterization, not tested in production.
- ADC accuracy vs. injection current: Any positive or negative injection current within the limits specified for $I_{\text{INJ}(\text{PIN})}$ and $\Sigma I_{\text{INJ}(\text{PIN})}$ in Section 10.3.6 does not affect the ADC accuracy.
- TUE 2LSB can be reached on specific salestypes on the whole temperature range.
- Target values.

Figure 41. ADC accuracy characteristics



- Example of an actual transfer curve
- 2. The ideal transfer curve
- End point correlation line
 - **E**_T = Total unadjusted error: Maximum deviation between the actual and the ideal transfer curves.

 - E_O = Offset error: Deviation between the first actual transition and the first ideal one.
 E_G = Gain error: Deviation between the last ideal transition and the last actual one.
 E_D = Differential linearity error: Maximum deviation between actual steps and the ideal one.
 E_L = Integral linearity error: Maximum deviation between any actual transition and the end point correlation line.

10.3.12 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

Functional EMS (electromagnetic susceptibility)

While executing a simple application (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be recovered by applying a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 44. EMS data

Symbol	Parameter	Conditions	Level/clas s
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_A = 25 °C, f_{MASTER} = 16 MHz (HSI clock), Conforms to IEC 1000-4-2	3В
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_A = 25 °C, f_{MASTER} = 16 MHz (HSI clock), Conforms to IEC 1000-4-4	4A



Electromagnetic interference (EMI)

Emission tests conform to the SAE J 1752/3 standard for test software, board layout and pin loading.

Conditions Max f_{CPU}⁽¹⁾ Unit **Symbol Parameter** Monitored **General conditions** frequency band 8 16 MHz MHz 0.1 MHz to 30 MHz 15 17 $V_{DD} = 5 V$, $T_A = 25 \, ^{\circ}C$ Peak level 30 MHz to 130 MHz 18 22 LQFP80 package dBµV S_{EMI} -1 3 130 MHz to 1 GHz conforming to SAE J 1752/3 SAE EMI level 2 2.5

Table 45. EMI data

Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Table 46. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (Human body model)	T _A = 25°C, conforming to JESD22-A114	ЗА	4000	
V _{ESD(CDM)}	Electrostatic discharge voltage (Charge device model)	T _A = 25°C, conforming to JESD22-C101	3	500	V
V _{ESD(MM)}	Electrostatic discharge voltage (Machine model)	T _A = 25°C, conforming to JESD22-A115	В	200	

^{1.} Data based on characterization results, not tested in production



^{1.} Data based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on 10 parts to assess the latch-up performance.

- A supply overvoltage (applied to each power supply pin) and
- A current injection (applied to each input, output and configurable I/O pin) are performed on each sample.

This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 47. Electrical sensitivities

10.4 Thermal characteristics

In case the maximum chip junction temperature (T_{Jmax}) specified in *Table 23: General operating conditions on page 50* is exceeded, the functionality of the device cannot be guaranteed.

T_{.lmax}, in degrees Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- T_{Amax} is the maximum ambient temperature in °C
- O_{JA} is the package junction-to-ambient thermal resistance in ° C/W
- P_{Dmax} is the sum of P_{INTmax} and $P_{I/Omax}$ ($P_{Dmax} = P_{INTmax} + P_{I/Omax}$)
- P_{INTmax} is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.
- P_{I/Omax} represents the maximum power dissipation on output pins Where:

$$P_{I/Omax} = \sum (V_{OL}^*I_{OL}) + \sum ((V_{DD}-V_{OH})^*I_{OH}),$$
 taking into account the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

5/

Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).

^{2.} Available on STM8AF62xx devices only.

Symbol	Parameter	Value	Unit
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP 48 - 7 x 7 mm	57	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP 32 - 7 x 7 mm	59	°C/W
Θ_{JA}	Thermal resistance junction-ambient VFQFPN32	25	°C/W

Table 48. Thermal characteristics⁽¹⁾

10.4.1 Reference document

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from www.jedec.org.

10.4.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code (see *Section 12: Ordering information*).

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 14 mA, V_{DD} = 5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 P_{INTmax} = 14 mA x 5 V= 70 mW

 P_{IOmax} = 20 x 8 mA x 0.4 V = 64 mW

This gives: P_{INTmax} = 70 mW and P_{IOmax} 64 mW:

 $P_{Dmax} = 70 \text{ mW} + 64 \text{ mW}$

Thus: $P_{Dmax} = 134 \text{ mW}.$

Using the values obtained in *Table 48: Thermal characteristics on page 75* T_{Jmax} is calculated as follows:

For LQFP64 46 °C/W

$$T_{Jmax}$$
 = 82 °C + (46 °C/W x 134 mW) = 82 °C + 6 °C = 88 °C

This is within the range of the suffix B version parts (-40 < T_J < 105 °C).

Parts must be ordered at least with the temperature range suffix B.



Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

11 Package characteristics

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK $^{\mathbb{B}}$ packages, depending on their level of environmental compliance. ECOPACK $^{\mathbb{B}}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK $^{\mathbb{B}}$ is an ST trademark.

57/

11.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.






Figure 42. VFQFPN 32-lead very thin fine pitch quad flat no-lead package (5 x 5)

- 1. There is an exposed die pad on the underside of the VFQFPN package. It is recommended to connect and solder this backside pad to PCB ground.
- 2. The drawing is not to scale.
- 3. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.

Table 49. VFQFPN 32-lead very thin fine pitch quad flat no-lead package mechanical data

Dim.	mm			inches ⁽¹⁾		
Dilli.	Min	Тур	Max	Min	Тур	Max
А	0.800	0.900	1.000	0.0315	0.0354	0.0394
A1	0.000	0.020	0.050	0.000	0.0008	0.0020
A3	_	0.200	_	_	0.0079	_
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D2	3.400	3.450	3.500	0.1339	0.1358	0.1378
Е	4.850	5.000	5.150	0.1909	0.1969	0.2028
E2	3.400	3.450	3.500	0.1339	0.1358	0.1378
е	_	0.500	_	_	0.0197	_
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	_	_	0.080	_	_	0.0031



1. Values in inches are converted from mm and rounded to 4 decimal digits




Figure 43. LQFP 48-pin low profile quad flat package (7 x 7)

Table 50. LQFP 48-pin low profile quad flat package mechanical data

Dim.	mm			inches ⁽¹⁾		
Dilli.	Min	Тур	Max	Min	Тур	Max
А	_	<u>—</u> ,	1.600	_	_	0.0630
A1	0.050	_	0.150	0.0020	_	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	_	0.200	0.0035	_	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	_	5.500	_	_	0.2165	_
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	_	5.500	_	_	0.2165	_
е	_	0.500	_	_	0.0197	_
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295




Table 50. LQFP 48-pin low profile quad flat package mechanical data

Dim.	mm			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
L1	_	1.000	_	_	0.0394	_
ccc	_	_	0.080	_	_	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits

Figure 44. LQFP 48-pin recommended footprint



1. Drawing is not to scale. Dimensions are in millimeters.

57/




Figure 45. LQFP 32-pin low profile quad flat package (7 x 7)

Table 51. LQFP 32-pin low profile quad flat package mechanical data

Dim	mm			inches ⁽¹⁾		
Dim.	Min	Тур	Max	Min	Тур	Max
А	_	_	1.600	_	_	0.0630
A1	0.050	_	0.150	0.0020	_	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	_	0.200	0.0035	_	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	_	5.600	_	_	0.2205	_
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	_	5.600	_	_	0.2205	_
е	_	0.800	_	_	0.0315	_
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	_	1.000	_	_	0.0394	_
CCC	_	_	0.100	_	_	0.0039

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits







Figure 46. LQFP 32-pin recommended footprint

1. Drawing is not to scale. Dimensions are in millimeters.

4

12 Ordering information

Figure 47. Ordering information scheme⁽¹⁾



- For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the ST Sales Office nearest to you.
- Customer specific FASTROM code or custom device configuration. This field shows 'SSS' if the device contains a super set silicon, usually equipped with bigger memory and more I/Os. This silicon is supposed to be replaced later by the target silicon.
- 3. Not recommended for new design.
- 4. Available on STM8AF62xx devices.

DocID14952 Rev 9

13 STM8 development tools

Development tools for the STM8A microcontrollers include the

- STice emulation system offering tracing and code profiling
- STVD high-level language debugger including assembler and visual development environment seamless integration of third party C compilers.
- STVP Flash programming software

In addition, the STM8A comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

13.1 Emulation and in-circuit debugging tools

The STM8 tool line includes the STice emulation system offering a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8A application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full-featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including tracing, profiling and code coverage analysis to help detect execution bottlenecks and dead code.

In addition, STice offers in-circuit debugging and programming of STM8A microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows you to order exactly what you need to meet your development requirements and to adapt your emulation system to support existing and future ST microcontrollers.

13.1.1 STice key features

- Program and data trace recording up to 128 K records
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Real-time read/write of all device resources during emulation
- Occurrence and time profiling and code coverage analysis (new features)
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- USB 2.0 high speed interface to host PC
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows you to specify the components you need to meet your development requirements and adapt to future requirements.
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.

57

13.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST visual develop (STVD) IDE and the ST visual programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8.

13.2.1 STM8 toolset

The STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at www.st.com. This package includes:

ST visual develop

Full-featured integrated development environment from STMicroelectronics, featuring:

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

ST visual programmer (STVP)

Easy-to-use, unlimited graphical interface allowing read, write and verification of the STM8A microcontroller's Flash memory. STVP also offers project mode for saving programming configurations and automating programming sequences.

13.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of your application directly from an easy-to-use graphical interface.

Available toolchains include:

C compiler for STM8

All compilers are available in free version with a limited code size depending on the compiler. For more information, refer to www.cosmic-software.com, www.raisonance.com, and www.iar.com.

STM8 assembler linker

Free assembly toolchain included in the STM8 toolset, which allows you to assemble and link your application source code.



13.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8A Flash microcontroller on your application board via the SWIM protocol. Additional tools are to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming your STM8A.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.

577

14 Revision history

Table 52. Document revision history

Date	Revision	Changes
22-Aug-2008	1	Initial release
10-Aug-2009	2	Document revised as the following: Updated Features on page 1; Updated Table 1: Device summary; Updated Section 3: Product line-up; Changed Section 5: Product overview; Updated Section 6: Pinouts and pin description; Changed Section 7.2: Register map; Updated Section 8: Interrupt table; Updated Section 9: Option bytes; Updated Section 10: Electrical characteristics; Updated Section 11: Package characteristics; Updated Section 12: Ordering information; Added Section 13: STM8 development tools.
22-Oct-2009	3	Adapted Table 10: STM8AF61xx/62xx (32 Kbytes) microcontroller pin description. Added Section 13.4.5: LIN header error when automatic resynchronization is enabled.
08-Jul-2010	4	Updated title on cover page. Added VFQFPN32 5x 5 mm package. Added STM8AF62xx devices, and modified cover page header to clarify the part numbers covered by the datasheets. Updated <i>Note 1</i> below <i>Table 1: Device summary</i> . Updated D temperature range to -40 to 150°C. Content of <i>Section 5: Product overview</i> reorganized. Renamed <i>Section 7 Memory and register map</i> , and content merged with Register map section. Renamed BL_EN and NBL_EN, BL and NBL, respectively, in <i>Table 17: Option bytes</i> . Added <i>Table 22: Operating lifetime</i> . Added CEXT and P _D (power dissipation) in <i>Table 23: General operating conditions</i> , and <i>Section 10.3.1: VCAP external capacitor</i> . Suffix D maximum junction temperature (T _J) updated in <i>Table 23: General operating conditions</i> . Update tvdd in <i>Table 24: Operating conditions at power-up/power-down</i> . Moved <i>Table 29: Typical peripheral current consumption V_{DD} = 5.0 V</i> to <i>Section : Current consumption for on-chip peripherals</i> and removed I _{DD(CAN)} . Updated <i>Section 12: Ordering information</i> for the devices supported by the datasheet. Updated <i>Section 13: STM8 development tools</i> .



Table 52. Document revision history (continued)

Date	Revision	Changes		
		Modified references to reference manual, and Flash programming		
		manual in the whole document.		
		Added reference to AEC Q100 standard on cover page.		
		Renamed timer types as follows:		
		Auto-reload timer to general purpose timer		
		Multipurpose timer to advanced control timer		
		System timer to basic timer		
		Introduced concept of medium density Flash program memory.		
ı		Updated timer names in Figure 1: STM8A block diagram.		
		Added TMU brief description in Section 5.4: Flash program and data EEPROM, and updated TMU_MAXATT description in Table 18: Option byte description.		
		Updated clock sources in clock controller features (Section 5.5.1). Changed 16MHZTRIM0 to HSITRIM bit in Section: User trimming.		
	5	Added Table 4: Peripheral clock gating bits in Section 5.5.6.		
		Updated Section 5.6: Low-power operating modes.		
		Added calibration using TIM3 in Section 5.7.2: Auto-wakeup counter.		
31-Jan-2011		Added Table 7: ADC naming and Table 8: Communication peripheral naming correspondence.		
		Added Note 1 related AIN12 pin in Section 5.8: Analog-to-digital converter (ADC)and Table 10: STM8AF61xx/62xx (32 Kbytes) microcontroller pin description.		
		Updated SPI data rate to 10 Mbit/s or f _{MASTER} /2 in Section 5.9.1: Serial peripheral interface (SPI).		
		Added reset state in Table 9: Legend/abbreviation.		
		Table 10: STM8AF61xx/62xx (32 Kbytes) microcontroller pin description: added Note 7 related to PD1/SWIM, modified Note 6, corrected wpu input for PE1 and PE2, and renamed TIMn_CCx and TIMn_NCCx to TIMn_CHx and TIMn_CHxN, respectively.		
		Section 7.2: Register map:		
		Replaced tables describing register maps and reset values for non-volatile memory, global configuration, reset status, clock controller, interrupt controller, timers, communication interfaces, and ADC, by <i>Table 13: General hardware register map</i> .		
		Added <i>Note 1</i> for Px_IDR registers in <i>Table 12: I/O port hardware register map</i> . Updated register reset values for Px_IDR registers. Added SWIM and debug module register map.		

577

Table 52. Document revision history (continued)

Date	Revision	Changes
31-Jan-2011	5 (continued)	Renamed Fast Active Halt mode to Active-halt mode with regulator on, and Slow Active Halt mode to Active-halt mode with regulator off. Updated <i>Table 26: Total current consumption in Halt and Active-halt modes. General conditions for V_DD apply, T_A = -40 to 55 °C, in particular I_{DD(FAH)} and I_{DD(SAH)} renamed I_{DD(AH)}; twu(FAH) and twu(SAH) renamed twu(AH), and temperature condition added. Removed I_{DD(USART)} from <i>Table 29: Typical peripheral current consumption V_DD = 5.0 V.</i> Updated general conditions in <i>Section 10.3.5: Memory characteristics.</i> Modified Twe maximum value in <i>Table 35: Flash program memory</i> and <i>Table 36: Data memory.</i> Update I_{lkg ana maximum value for T_A ranging from –40 to 150 °C in <i>Table 37: I/O static characteristics.</i> Added t_{IFP(NRST)} and renamed V_{F(NRST)} t_{IFP} in <i>Table 38: NRST pin characteristics.</i> Added recommendations concerning NRST pin level above <i>Figure 36: Recommended reset pin protection,</i> and updated external capacitor value. Added Raisonance compiler in <i>Section 13.2: Software tools.</i> Moved know limitations to separate errata sheet.</i>
18-Jul-2012	6	Updated wildcards of document part numbers. Table 1: Device summary: updated footnote 1 and added footnote 2 to all STM8AF61xx part numbers. Section 1: Introduction: small text change in first paragraph. Table 2: STM8AF62xx product line-up: added "P" version for all order codes; updated RAM. Table 3: STM8AF/H61xx product line-up: added "P" version for all order codes. Figure 1: STM8A block diagram: updated POR, BOR and WDG; updated LINUART input; added legend. Section 5.4: Flash program and data EEPROM: removed nonrelevant bullet points and added a sentence about the factory programme. Table 4: Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers: updated ADC features: updated ADC input range. Table 11: Memory model for the devices covered in this datasheet: updated 16 Kbyte and 8 Kbyte information. Table 17: Option bytes: updated factory default setting for NOPT17; added footnote 1. Section 10.1.1: Minimum and maximum values: T _A = -40 °C (not 40 °C). Table 23: General operating conditions: updated V _{CAP} . Table 25: Total current consumption in Run, Wait and Slow mode. General conditions for V _{DD} apply, T _A = -40 to 150 °C: updated conditions for I _{DD(RUN)} . Table 37: I/O static characteristics: added new condition and new max values for rise and fall time; updated footnote 2.



Table 52. Document revision history (continued)

Date	Revision	Changes
18-Jul-2012	6 (continued)	Section 10.3.7: Reset pin characteristics: updated text below Figure 35: Typical NRST pull-up current I _{pu} vs V _{DD} . Figure 36: Recommended reset pin protection: updated unit of capacitor. Table 40: SPI characteristics: updated SCK high and low time conditions and values. Figure 39: SPI timing diagram - master mode: replaced 'SCK input' signals with 'SCK output' signals. Updated Table 49: VFQFPN 32-lead very thin fine pitch quad flat no-lead package mechanical data, Table 50: LQFP 48-pin low profile quad flat package mechanical data, and Table 51: LQFP 32-pin low profile quad flat package mechanical data. Replaced Figure 43: LQFP 48-pin low profile quad flat package (7 x 7) and Figure 45: LQFP 32-pin low profile quad flat package (7 x 7). Added Figure 44: LQFP 48-pin recommended footprint and Figure 46: LQFP 32-pin recommended footprint. Figure 47: Ordering information scheme(1): added footnote 1, added "xxx" and footnote 2, updated example and device family; added FASTROM. Section 13.2.2: C and assembly toolchains: added www.iar.com
04-Apr-2014	7	Updated: - Table 1: Device summary, - Table 2: STM8AF62xx product line-up, - Table 3: STM8AF/H61xx product line-up. - SPI description in Features - The typical and maximum values for t _{TEMP} reset release delay in Table 24: Operating conditions at power-up/power-down - The symbol for NRST Input not filtered pulse duration in Table 38: NRST pin characteristics - The address and comment of Reset interrupt in Table 16: STM8A interrupt table Added the three footnotes to Figure 42: VFQFPN 32-lead very thin fine pitch quad flat no-lead package (5 x 5).
24-Jun-2014	8	Updated <i>Table 32: HSI oscillator characteristics</i> Added HSI accuracy and removed temperature range B in <i>Figure 47:</i> Ordering information scheme ⁽¹⁾ .
12-Nov-2014	9	Updates in <i>Table 32: HSI oscillator characteristics</i> (HSI oscillator accuracy (factory calibrated) values) and <i>Figure 47: Ordering information scheme</i> ⁽¹⁾ (changed the value for I).

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved



DocID14952 Rev 9

91/91