Functional Block Diagram





Figure 1. Si1133 Basic Application

TABLE OF CONTENTS

Table of Contents

List of Figures

List of Tables

1 Electrical Specifications

1.1 Performance Tables

Table 1 Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Typ	Max	Unit
V_{DD} Supply Voltage	V_{DD}		1.62	—	3.6	V
V_{DD} OFF Supply Voltage	V_{DD_OFF}	OFF mode	–0.3		1.0	V
V_{DD} Supply Ripple Voltage		V_{DD} = 3.3 V 1 kHz–10 MHz	—	—	50	mVpp
Operating Temperature	T		–40	25	85	°C
SCL, SDA, Input High Logic Voltage	I^2C_{VIH}		V_{DD}x0.7	—	V_{DD}	V
SCL, SDA Input Low Logic Voltage	I^2C_{VIL}		0	—	V_{DD}x0.3	V
Start-Up Time		V_{DD} above 1.62 V	25	—	—	ms

Table 2 Performance Characteristics

Performance Characteristics Unless specifically stated in "Conditions", electrical data assumes ambient light levels < 1 klx.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
I_{DD} Standby Mode (sleep)	I_{sb}	No ADC Conversions No I^2C Activity V_{DD} = 1.8 V	—	125	—	nA
	I_{sb}	No ADC Conversions No I^2C Activity V_{DD} = 3.3 V	—	1.25	—	µA
I_{DD} Suspend Mode	I_{sus}	Autonomous Operation (RTC On) ADC conversion in Progress No I^2C Activity V_{DD} = 1.8 V	—	0.550	—	mA
	I_{sus}	Autonomous Operation (RTC On) ADC conversion in Progress No I^2C Activity V_{DD} = 3.3 V	—	0.525	—	mA
I active not measuring but active	I active	Responding to commands, Preparing and calculating results of readings. V_{DD} = 1.8 V		4.25	—	mA
	I active	Responding to commands, Preparing and calculating results of readings. V_{DD} = 3.3 V		4.5	—	mA
INT, SCL, SDA Leakage Current		V_{DD} = 3.3 V	–1	—	1	µA

Processing Time per Measurement *(During this time the current is I Active)*	$t_{process}$	UV or ALS		155		µs
A/D startup time per measurement *(During this time the current is I Suspend)*	$t_{adstart}$	UV or ALS	—	48.8	—	µs
White minus Dark Shallow Photodiode Response ADCMUX=11 DECIM=0 ADC_RANGE=0 HSIG=0		460 nm (blue)	—	190	—	ADC Counts / (W/m^2)
		525 nm (green)	—	160	—	
		625 nm (red)	—	100	—	
		850 nm (IR)	—	30		
		940 nm (IR)	—	10	—	
Dual White minus Dual Dark Photodiode Response ADCMUX=13 DECIM=0 ADC_GAIN = 0 HSIG=0		460 nm (blue)	—	380	—	ADC Counts / (W/m^2)
		525 nm (green)	—	320	—	
		625 nm (red)	—	200	—	
		850 nm (IR)	—	60	—	
		940 nm (IR)	—	20	—	
Deep minus Dark Photodiode Response ADCMUX=0 DECIM=0 ADC_GAIN =0 HSIG=0		460 nm (blue)	—	90	—	ADC Counts / (W/m^2)
		525 nm (green)	—	260	—	
		625 nm (red)	—	510	—	
		850 nm (IR)	—	690	—	
		940 nm (IR)	—	490	—	

Dual Deep Photodiode minus Dual Dark Photodiode Response ADCMUX=1 DECIM=0 ADC_GAIN =0 HSIG=0		460 nm (blue)	—	190	—	ADC Counts / (W/m^2)
		525 nm (green)	—	520	—	
		625 nm (red)	—	1000	—	
		850 nm (IR)	—	1280	—	
		940 nm (IR)	—	860	—	
UV PD Response ADCMUX = 24 DECIM=0 ADC_GAIN =11 HSIG=0		310 nm	—	1740	—	ADC Counts / (W/m^2)
Ratio of readings with HSIG=0 and HSIG=1 for the shallow PD.		525 nm, Internal ADCMUX=11, ADC_GAIN=0	—	15.2	—	units
Ratio of readings with HSIG=0 and HSIG=1 for the deep PD.		940 nm ADCMUX=0, ADC_GAIN=0	—	15.2	—	units
SCL, SDA VOL			—	--	VDD * 0.2	V
INT VOL			—	--	0.4	V
Notes:.		1. Unless specifically stated in "Conditions", electrical data assumes ambient light levels < 1 klx. 2. Guaranteed by design and characterization.				

Table 3 I2C Timing Specifications

Parameter	Symbol	Min	Typ	Max	Unit
Clock Frequency	f_{SCL}	—	—	400	KHz
Clock Pulse Width Low	t_{LOW}	1.3	—	—	us
Clock Pulse Width High	t_{HIGH}	0.6	—	—	us
Rise Time	t_R	20	—	300	ns
Fall Time	t_F	20 * (VDD / 5.5)	—	300	ns
Start Condition Hold Time	$t_{HD:STA}$	0.6	—	—	us
Start Condition Setup Time	$t_{SU:STA}$	0.6	—	—	us
Input Data Setup Time	$t_{SU:DAT}$	100	—	—	ns
Data Hold Time	$t_{HD:DAT}$	0	—	—	ns
Output Data Valid Time	$t_{VD:DAT}$	–	—	0.9	us
Stop Setup Time	$t_{SU:STO}$	0.6	—	—	us
Bus Free Time	t_{BUF}	1.3	—	—	us
Suppressed Pulse Width	t_{SP}	—	—	40	ns
Bus Capacitance	C_b	—	—	400	pF

Table 4 Absolute Maximum Limits

Absolute Maximum Limits

Parameter	Condition	Min	Typ	Max	Unit
V_{DD} Supply Voltage		–0.3	—	4	V
Operating Temperature		–40	—	85	°C
Storage Temperature		–65	—	85	°C
INT, SCL, SDA Voltage	at V_{DD} = 0 V, T_A < 85 °C	–0.5	—	3.6	V
ESD Rating	Human Body Model Machine Model Charged-Device Model	— — —	— — —	2 225 2	kV V kV

2 Functional Description

2.1 Introduction

The Si1133 is a UV and Ambient Light sensor whose operational state is controlled through registers accessible through the I^2C interface. The host can command the Si1133 to initiate on-demand UV or Ambient Light measurement. The host can also place the Si1133 in an autonomous operational state where it performs measurements at set intervals and interrupts the host either after each measurement is completed or whenever a set threshold has been crossed. This results in an overall system power saving allowing the host controller to operate longer in its sleep state instead of polling the Si1133.

2.2 Ambient Light Sensing

The Si1133 has photodiodes capable of measuring both visible and infrared light. However, the visible photodiode is also influenced by infrared light. The measurement of illuminance requires the same spectral response as the human eye. If an accurate lux measurement is desired, the extra IR response of the visible-light photodiode must be compensated. Therefore, to allow the host to make corrections to the infrared light's influence, the Si1133 reports the infrared light measurement on a separate channel. The separate visible and IR photodiodes lend themselves to a variety of algorithmic solutions. The host can then take these two measurements and run an algorithm to derive an equivalent lux level as perceived by a human eye. Having the IR correction algorithm running in the host allows for the most flexibility in adjusting for system-dependent variables. For example, if the glass used in the system blocks visible light more than infrared light, the IR correction needs to be adjusted.

If the host is not making any infrared corrections, the infrared measurement can be turned off in the CHAN_LIST parameter.

By default, the measurement parameters are optimized for indoor ambient light levels where it is possible to detect light levels as low as TBD mlx. For operation under direct sunlight, the ADC can be programmed to operate in a high signal operation so that it is possible to measure direct sunlight without overflowing.

For low-light applications, it is possible to increase the ADC integration time. Normally, the integration time is 24.4 µs. By increasing this integration time, the ADC can detect light levels as low as 100 mlx. The ADC integration time for the Visible Light Ambient measurement can be programmed independently of the ADC integration time of the Infrared Light Ambient measurement. The independent ADC parameters allow operation under glass covers having a higher transmittance to Infrared Light than Visible Light.

When operating in the lower signal range, or when the integration time is increased, it is possible to saturate the ADC when the ambient light suddenly increases. Any overflow condition will have the corresponding data registers report a value of 0xFFFF. The host can adjust the ADC sensitivity to avoid an overflow condition. If the light levels return to a range within the capabilities of the ADC, the corresponding data registers begin to operate normally.

The Si1133 can initiate ALS measurements either when explicitly commanded by the host or periodically through an autonomous process. Refer to section Operational Modes for additional details of the Si1133 Operational Modes.

Two ADCs can be used for simultaneous readings of the visible or proximity photodiode and black dark current reference photodiode. When subtracted, these differential measurements remove dark current, reducing noise that enables lower light sensitivity.

2.3 Ultraviolet (UV) Index Sensing

The UV Index is a number linearly related to the intensity of sunlight reaching the earth and is weighted according to the CIE erythema Action Spectrum as shown in Figure 4. This weighting is a standardized measure of human skin's response to different wavelengths of sunlight from UVB to UVA. The UV Index has been standardized by the World Health Organization as shown in the figure below.



Figure 1 CIE Erythemal Action Spectrum

Figure 2 UV Index Scale

Isolated UV photodiodes utilize a unique on-die filter that closely matches the erythema curve for accurate UV Index measurements. Matching dark current reference photodiodes are also provided to cancel UV photodiode noise. The typical calibrated UV Index sensor response vs. calculated ideal UV Index is shown below for several cloudy and sunny days and at various angles of the sun/time of day.

Given the possible variation of the overlay materials above the Si1133, it is generally recommended that outgoing factory calibration be performed at the outgoing test to decrease system-to-system variation.

The performance of the Si1133 is best when under a Teflon diffuser while diffuser is within +/- 30 degrees of the sensor view angle. See the plot below



Figure 3 Typical UV Index Scatter Plot. (+/- 30 deg. angular view of a Teflon diffuser)

The test setup is as follows:

Overlay:	Corning Gorilla© Glass (0.7 mm thick)
Diffuser	0.8 mm dia. diffuser, 0.25 mm above QFN package, under glass
ADC Gain	9
Decimation Filter Setting	3
Samples averaged / reading	1
Formula:	UV index = $0.0187(0.00391\ \text{Input}^2 + \text{Input})$

2.4 Power Consumption

The Si113 alternates between three power consumption states: Active, Suspend and Sleep. See the following diagram. The total power consumed by the part depends heavily on the measurement rate, measurement mode, and measurement gain for the various channels enabled. See the diagram below for a guide. The power levels for the three modes as well as the Active Power time per reading are given in tables in this document. The Suspend time, (the time where the A/D and PD are operating) has two parts. One is determined by the user setup and can be determined using the information in this data sheet, while the other (A/D Startup time) is determined by a table in this data sheet.



Figure 4 **Power Consumption States during a Reading**

e.g. Every A/D conversion has three periods:

155 us at 4.5 mA	(setup time by internal controller)
48.8 us at 525 uA	(setup time by A/D)
48.8 us * (2 ** gain) at 525 uA	(Actual A/D time that will vary with integration time)

2.5 Host Interface

The host interface to the Si1133 consists of three pins:

- SCL
- SDA
- INT

SCL and SDA are standard open-drain pins as required for I²C operation.

The Si1133 asserts the INT pin to interrupt the host processor. The INT pin is an open-drain output. A pull-up resistor is needed for proper operation. As an open-drain output, it can be shared with other open-drain interrupt sources in the system.

For proper operation, the Si1133 is expected to fully complete its Initialization Mode prior to any activity on the I²C.

The INT, SCL, and SDA pins are designed so that it is possible for the Si1133 to enter the Off Mode by software command without interfering with normal operation of other I²C devices on the bus.

Conceptually, the I²C interface allows access to the Si1133 internal registers.

An I²C write access always begins with a start (or restart) condition. The first byte after the start condition is the I²C address and a read-write bit. The second byte specifies the starting address of the Si1133 internal register. Subsequent bytes are written to the Si1133 internal register sequentially until a stop condition is encountered. An I²C write access with only two bytes is typically used to set up the Si1133 internal address in preparation for an I²C read.

The I²C read access, like the I²C write access, begins with a start or restart condition. In an I²C read, the I²C master then continues to clock SCK to allow the Si1133 to drive the I²C with the internal register contents.

The Si1133 also supports burst reads and burst writes. The burst read is useful in collecting contiguous, sequential registers. The Si1133 register map was designed to optimize for burst reads for interrupt handlers, and the burst writes are designed to facilitate rapid programming of commonly used fields, such as thresholds registers.

The internal register address is a six-bit (bit 5 to bit 0) plus an Autoincrement Disable (on bit 6). The Autoincrement Disable is turned off by default. Disabling the autoincrementing feature allows the host to poll any single internal register repeatedly without having to keep updating the Si1133 internal address every time the register is read.

It is recommended that the host should read PS or ALS measurements (in the I²C Register Map) when the Si1133 asserts INT. Although the host can read any of the Si1133's I²C registers at any time, care must be taken when reading 2-byte measurements outside the context of an interrupt handler. The host could be reading part of the 2-byte measurement when the internal sequencer is updating that same measurement coincidentally. When this happens, the host could be reading a hybrid 2-byte quantity whose high byte and low byte are parts of different samples. If the host must read these 2-byte registers outside the context of an interrupt handler, the host should "double-check" a measurement if the measurement deviates significantly from a previous reading.



Figure 7. I²C Bit Timing Diagram

S	SLAVE ID	0	A	REG ADDRESS	A	DATA	A	P

Figure 8. Host Interface Single Write

S	SLAVE ID	1	A	DATA	N	STOP

Figure 9. Host Interface Single Read

S	SLAVE ID	0	A	REG ADDRESS	A	DATA	A	DATA	A	DATA	A	P

Figure 10. Host Interface Burst Write

S	SLAVE ID	0	A	REG ADDRESS	A	Sr	SLAVE ID	1	DATA	A	DATA	A	DATA	N	STOP

Figure 11. Host Interface Burst Read

7	6	5:0
0	AI	6 bit address 0x00 to 0x3F

Figure 12. Si1133 REG ADDRESS Format

Notes:

1. Gray boxes are driven by the host to the Si1133
2. White boxes are driven by the Si1133
3. A = ACK or “acknowledge”
4. N = NACK or “no acknowledge”
5. S = START condition
6. Sr = repeat START condition
7. P = STOP condition
8. AI = Disable Auto Increment when set

3 Operational Modes

The Si1133 can be in one of many operational modes at any one time. It is important to consider the operational mode since the mode has an impact on the overall power consumption of the Si1133. The various modes are:

- Off Mode
- Initialization Mode
- Standby Mode
- Forced Conversion Mode
- Autonomous Mode

3.1 Off Mode

The Si1133 is in the Off Mode when V_{DD} is either not connected to a power supply or if the V_{DD} voltage is below the stated VDD_OFF voltage described in the electrical specifications. As long as the parameters stated in Absolute Maximum Limits are not violated, no current will flow through the Si1133. In the Off Mode, the Si1133 SCL and SDA pins do not interfere with other I²C devices on the bus. Keeping V_{DD} less than VDD_OFF is not intended as a method of achieving lowest system current draw. The reason is that the ESD protection devices on the SCL, SDA, and INT pins also draw from a current path through V_{DD}. If V_{DD} is grounded, for example, then current flows from system power to system ground through the SCL, SDA, and INT pull-up resistors and the ESD protection devices.

Allowing V_{DD} to be less than VDD_OFF is intended to serve as a hardware method of resetting the Si1133 without a dedicated reset pin.

The Si1133 can also reenter the Off Mode upon receipt of a software reset sequence. Upon entering Off Mode, the Si1133 proceeds directly from the Off Mode to the Initialization Mode.

3.2 Initialization Mode

When power is applied to V_{DD} and is greater than the minimum V_{DD} Supply Voltage stated in **Error! Reference ource not found.**, the Si1133 enters its Initialization Mode. In the Initialization Mode, the Si1133 performs its initial startup sequence. Since the I²C may not yet be active, it is recommended that no I²C activity occur during this brief Initialization Mode period. The “Start-up time” specification in **Error! Reference source not found.** is the minimum ecommended time the host needs to wait before sending any I²C accesses following a power-up sequence. After Initialization Mode has completed, the Si1133 enters Standby Mode.

3.3 Standby Mode

The Si1133 spends most of its time in Standby Mode. After the Si1133 completes the Initialization Mode sequence, it enters Standby Mode. While in Standby Mode, the Si1133 does not perform any Ambient Light measurements or Proximity Detection functions. However, the I2C interface is active and ready to accept reads and writes to the Si1133 registers. The internal Digital Sequence Controller is in its sleep state and does not draw much power. In addition, the INT output retains its state until it is cleared by the host.

I²C accesses do not necessarily cause the Si1133 to exit the Standby Mode. For example, reading Si1133 registers is accomplished without needing the Digital Sequence Controller to wake from its sleep state.

3.4 Forced Conversion Mode

The Si1133 can operate in Forced Conversion Mode under the specific command of the host processor. The Forced Conversion Mode is entered when the FORCE command is sent. Upon completion of the conversion, the Si1133 can generate an interrupt to the host if the corresponding interrupt is enabled. It is possible to initiate both a UV and ALS measurement.

3.5 Automated Operation Mode

The Si1133 can be placed in the Autonomous Operation Mode where measurements are performed automatically without requiring an explicit host command for every measurement. The START command is used to place the Si1133 in the Autonomous Operation Mode.

The Si1133 updates the I^2C registers for UV and ALS automatically. The host can also choose to be notified when these new measurements are available by enabling interrupts. The conversion frequency for autonomous operation is set up by the host prior to the START command.

The Si1133 can also interrupt the host when the UV or ALS measurement reach a pre-set threshold. To assist in the handling of interrupts the registers are arranged so that the interrupt handler can perform an I^2C burst read operation to read the necessary registers, beginning with the interrupt status register, and cycle through the various output registers.

4 User to Sensor Communication

4.1 Basic I²C Operation

I²C operation is dependent on serial I²C reads and writes to an addressable bank of memory referred to as I²C space. The diagram below outlines the registers used, some functionality and the direction of data flow.

The I²C address is initially fixed but can be programmed to a new value. This new value is volatile and reverts to the old value on hardware or software reset. Only 7-bit I²C addressing is supported; 10-bit I²C addressing is not supported. The Si1133 responds to the I²C address of 0x55.



Figure 13. I²C Interface Block Diagram

4.2 The Relationship between I²C Registers and Parameter Table

Note that most of the Si1133 configuration is accomplished through 'Parameters'. The Si1133 has an internal MCU with SRAM. The Parameters are stored in the Si1133 Internal MCU SRAM. The I2C Registers can be viewed as mailbox registers that form an interface between the host and the internal MCU. Figure 14 shows the relationship between some of the key interface registers to the internal Parameters managed by the internal MCU.

- The I²C registers are directly accessible by the host.
- The parameter table is:
  - Accessible indirectly via the command register (and others).
  - Used during setup to fix the operating modes of the Si1133.
  - 0x2C bytes long and is read and written indirectly, one bye at a time, via the command register.

The data stored in the parameter table is volatile and is lost when the part is powered down or software reset command is sent to the part via the I²C part.

Figure 5 Accessing Parameters through I2C Registers

I2C Registers Directly Accessible by Host

Register Name	I2C Address	Direction WRT Host
PART_ID	0	IN
REV_ID	1	IN
MFR_ID	2	IN
INFO0	3	IN
INFO1	4	IN
HOSTIN3	7	IN/OUT
HOSTIN2	8	IN/OUT
HOSTIN1	9	IN/OUT
HOSTIN0	0A	IN/OUT
COMMAND	0B	IN/OUT
IRQ_ENABLE	0F	IN/OUT
RESPONSE1	10	IN
RESPONSE0	11	IN
IRQ_STATUS	12	IN
HOSTOUT0	13	IN
HOSTOUT1	14	IN
HOSTOUT2	15	IN
HOSTOUT3	16	IN
HOSTOUT4	17	IN
HOSTOUT5	18	IN
HOSTOUT6	19	IN
HOSTOUT7	1A	IN
HOSTOUT8	1B	IN
HOSTOUT9	1C	IN
HOSTOUT10	1D	IN
HOSTOUT11	1E	IN
HOSTOUT12	1F	IN
HOSTOUT13	20	IN
HOSTOUT14	21	IN
HOSTOUT15	22	IN
HOSTOUT16	23	IN
HOSTOUT17	24	IN
HOSTOUT18	25	IN
HOSTOUT19	26	IN
HOSTOUT20	27	IN
HOSTOUT21	28	IN
HOSTOUT22	29	IN
HOSTOUT23	2A	IN
HOSTOUT24	2B	IN
HOSTOUT25	2C	IN

Fields used to write to Parameter Table

Sensor Parameter Table. Indirectly Accessible by Host

Parameter Address	NAME
0x00	I2C_ADDR
0x01	CHAN_LIST
0x02	ADCCONFIG0
0x03	ADCSENS0
0x04	ADCPOST0
0x05	MEASCONFIG0
0x06	ADCCONFIG1
0x07	ADCSENS1
0x08	ADCPOST1
0x09	MEASCONFIG1
0x0A	ADCCONFIG2
0x0B	ADCSENS2
0x0C	ADCPOST2
0x0D	MEASCONFIG2
0x0E	ADCCONFIG3
0x0F	ADCSENS3
0x10	ADCPOST3
0x11	MEASCONFIG3
0x12	ADCCONFIG4
0x13	ADCSENS4
0x14	ADCPOST4
0x15	MEASCONFIG4
0x16	ADCCONFIG5
0x17	ADCSENS5
0x18	ADCPOST5
0x19	MEASCONFIG5
0x1A	MEASRATE_H
0x1B	MEASRATE_L
0x1C	MEASCOUNT0
0x1D	MEASCOUNT1
0x1E	MEASCOUNT2
0x1F	LED1_A
0x20	LED1_B
0x21	LED2_A
0x22	LED2_B
0x23	LED3_A
0x24	LED3_B
0x25	THRESHOLD0_H
0x26	THRESHOLD0_L
0x27	THRESHOLD1_H
0x28	THRESHOLD1_L
0x29	THRESHOLD2_H
0x2A	THRESHOLD2_L
0x2B	BURST

4.3 I²C Command Register Operation

Writing the codes shown below in the command summary table bel signals the sensor to undertake one of several complex operations.

These operations take time and all commands should be followed by a read of the RESPONSE0 register to confirm the operation is complete by examining the counter and to check for an error in the error bit.

The error bit is set in the RESPONSE0 register's command counter if there is an error in the previous command (e.g., attempt to write to an illegal address beyond the parameter table, or a channel and /or burst configuration that exceeds the size of the output field (26 bytes)). If there is no such error, then the counter portion of the command counter will be incremented.

The RESPONSE_0 register should be read after every command to determine completion and to check for an error. If an error is found, which should not happen except for a host SW bug, the host should clear the error with a RESET command or a RESET_CMD_CTR command.

One operating option is to do a RESET_CMD_CTR command before every command.

Two of the commands imply another I²C register contains an argument.

- STORE_NEW_I²C ADDR command implies a new address has been loaded in the parameter table location I²CID PARAMETER.
- PARAM_SET command implies a byte has been stuffed into INPUT0 register.
- The three CHAN_LIST commands imply the CHAN_LIST location in the parameter table has been configured. A valid CHAN_LIST implies other configuration areas in the parameter table are correctly setup as well.

Two of the commands result in another I²C register containing return arguments (aside from incrementing RESPONSE0).

- PARAM_SET results in the write data being copied in to I2C RESPONSE1 register.
- PARAM_QUERY results in read data in the I2C RESPONSE1 register.

Table 5 Command Summary

Command Register Commands	Code	Input to Sensor	Output of Sensor
RESET_CMD_CTR Resets RESPONSE0 CMMND_CTR field to 0.	0x00	----------	----------
RESET_SW Forces a Reset, Resets RESPONSE0 CMMND_CTR field to 0xXXX01111.	0x01	----------	----------
FORCE Initiates a set of measurements specified in CHAN_LIST parameter	0x11	----------	----------
PAUSE Pauses autonomous measurements specified in CHAN_LIST	0x12	----------	----------
START Starts autonomous measurements specified in CHAN_LIST	0x13	----------	----------
PARAM_QUERY Reads Parameter xxxxxx and store results in RESPONSE1.xxxxxx is a 6 bit Address Field (64 bytes).	0b01xxxxxx		RESPONSE1 = result
PARAM_SET Writes INPUT0 to the Parameter xxxxxx.xxxxxx is a 6 bit Address Field (64 bytes).	0b10xxxxxx	INPUT0	RESPONSE1 = INPUT0

Notes:

1. The successful completion of all commands except RESET_CMD_CTR and RESET_SW causes an increment of the CMD_CTR field of the RESPONSE0 register (bits [3:0].
2. Resets RESPONSE0 CMMND_CTR field to 0.
3. Forces a Reset, Resets RESPONSE0 CMMND_CTR field to 0xXXX01111.
4. Uses CHAN_LIST in Parameter Space.
5. xxxxxx is a 6 bit Address Field (64 bytes).

4.3.1 Accessing the Parameter Table (PARAM_QUERY & PARAM_SET Commands)

The parameter table is written to by writing the INPUT_0 I2C register and the PARAM_SET command byte to the Command I²C register. The format of the PARAM_SET word is such that the 6 LSBits contain the location of the target byte in the parameter table.

Example: To transfer 0xA5 to parameter table location 0b010101

Read RESPONSE0 (address 0x11)	and store the CMMND_CTR field
Write 0xA5 to INPUT0 (address 0x0A)	
Write 0b10010101 to COMMAND (address 0x0B)	
Read RESPONSE0 (address 0x11)	and check if the CMMND_CTR field incremented.

If there is no increment or error, repeat the “read the RESPONSE0” step until the CMMND_CTR has incremented. If there is an error send a **RESET** or a **RESET_CMD_CTR** command.

The two write commands (to INPUT0 and COMMAND) can be in the same I²C transaction.

Example: To read data from the parameter table location 0b010101

Read the RESPONSE0 (address 0x11)	and store the CMMND_CTR field.
Write 0b01010101 to the COMMAND (address 0x0B).	
Read RESPONSE0 (address 0x11)	and check if the CMMND_CTR field incremented

If there is no increment or error, repeat the “read RESPONSE0” step until the CMMND_CTR has incremented.

Read RESPONSE1 (address 0x10)	this gives the read result. If there is an error send **RESET** or a **RESET_CMD_CTR** command.

The last two read commands (from RESPONSE0 and RESPONSE1) should not be in the same I²C transaction
.

Figure 15. PARAM _QUERY and PARAM_SET

4.3.2 Sensor Operation Initiation Commands

The FORCE, PAUSE and START commands makes use of the information in CHAN_LIST. Configure CHAN_LIST prior to using any of these commands.

4.3.3 RESET_CMD_CTR Command

Resets RESPONSE0 CMMND_CTR field and does nothing else.

4.3.4 RESET Command

Resets the sensor and puts it into the same state as on power up. The parameter table and all I²C registers are reset to their default values.

4.4 I²C Register Summary

The content of the three MSBits of Response0 after reset will depend on the running state (see the Response0 write up)

.

Register Name	I2C Addr.	Direction WRT Host	Function	Value after Reset (Hard or Soft)	Direction WRT Sensor
PART_ID	0x00	IN	Returns DEVID (0x55 for the Si1133)	PART_ID	OUT
REV_ID	0x01	IN	Returns Rev ID (e.g., 1.0)	REV_ID	OUT
MFR_ID	0x02	IN	Hardware Rev (e.g., 0)	MFR_ID	OUT
HOSTIN0	0x0A	IN/OUT	Data for parameter table on PARAM_SET write to COMMAND register	0x00	IN
COMMAND	0x0B	IN/OUT	Initiated action in Sensor when specific codes written here.	0x00	IN
RESET	0x0F	IN/OUT	The six least significant bits enable Interrupt Operation	0x00	IN
RESPONSE1	0x10	IN	Contains error codes or signals for Many Operations	0x00	IN/OUT
RESPONSE0	0x11	IN	The three most significant bits show chip status. The five least significant bits form a command completion counter	0xXXXX1111	IN/OUT
IRQ_STATUS	0x12	IN	The six least significant bits show the interrupt status	0x00	IN/OUT
HOSTOUT0 to HOSTOUT25	0x13 to 0x2C	IN	Captured Sensor Data	0x00	IN/OUT

Table 6 I2C Registers

4.4.1 PART_ID

I2C Address = 0x00;
Contains Part ID e.g., 0x53 for Si1153

4.4.2 REV_ID

I2C Address = 0x01;
Contains internal firmware revision. # e.g., 0xmn, where revision is m.n.

4.4.3 MFR_ID

I2C Address = 0x02;
Contains hardware revision.

4.4.4 INFO0

I2C Address = 3;
Contains 0 after a hard reset or a RESET Command.

4.4.5 INFO1

I2C Address = 4;
Contains 0 after a hard reset or a RESET Command.

4.4.6 HOSTIN0

Name	I2C Address
HOSTIN0	0x04

HOSTIN0

Bit	7	6	5	4	3	2	1	0
Name	HOSTIN0							
Type	R/W							
Reset	0							

Bit	Name	Function
7:0	HOSTIN0	This Register is the Input to the Sensor and Output of the Host.

Contain 0 after a hard reset or a RESET Command.

4.4.7 COMMAND

I2CADDRESS = 0x0B

Contains 0 after a hard reset or a RESET Command.

4.4.8 IRQENABLE

I2CADDRESS = 0x0F

Contains 0 after a hard reset or a RESET Command.

4.4.9 RESPONSE1

I2CADDRESS = 0x10

HOSTIN0

Bit	7	6	5	4	3	2	1	0
Name	RESPONSE1[7:0]							
Type	R							
Reset	0	0	0	0	0	0	0	0

Bit	Name	Function
7:0	RESPONSE1[7:0]	The sensor mirrors the data byte written to the parameter table here for the user to verify the write was successful. A parameter read command results in the byte read being available here for the host.

4.4.10 RESPONSE0

I2CADDRESS = 0x11

RESPONSE0

Bit	7	6	5	4	3	2	1	0
Name	RUNNING	SUSPEND	SLEEP	CMD_ERR	CMD_CTR[4:0]			
Type	R	R	R	R	R	R	R	R
Reset	N/A	N/A	N/A	0	1	1	1	1

Bit	Name	Function
7	RUNNING	Indicator of MCU state
6	SUSPEND	Indicator of MCU state
5	SLEEP	Indicator of MCU state

4	CMD_ERR	It is cleared by a hardware reset (power up) or a **RESET** command or a **RESET_CMD_CTR.** It is set by a bad command. E.g., an attempt to write beyond the parameter table. If it is set, the CMMND_CTR field is the error code.		
3:0	CMMND_CTR	IF CMD_ERR = 0	A counter that increments on every GOOD command (successful I^2C Command Register write and sensor execution of the command). It is reset to 0 by the **RESET_CMD_CTR command.** It is set to 0b1111 on Power Up or a **RESET** command. This is how a user can detect a fresh SW reset or a power up event.	
		IF CMD_ERR = 1	Code	Meaning
			0x11	Parameter read or write outside of valid space
			0x12	ADC software accumulation overflow
			0x13	HOSTOUT overflow: the number of output bytes enabled by the parameter table exceeds 26

The RESPONSE0 register will show “RUNNING” immediately after reset and then “SLEEP” about 2 ms later.

4.4.11 IRQ_STATUS

I2CADDRESS = 0x12

IRQ_STATUS

Bit	7	6	5	4	3	2	1	0
Name	—		IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	
Type	RSVD		CR	CR	CR	CR	CR	CR
Reset			0	0	0	0	0	0

Bit	Name	Function
7:6	UNUSED	Unused. Read = 00b; Write = Don’t Care.

5	IRQ5	Enables an IRQ for channel 5 result being ready.
4	IRQ4	Enables an IRQ for channel 4 result being ready.
3	IRQ3	Enables an IRQ for channel 3 result being ready.
2	IRQ2	Enables an IRQ for channel 2 result being ready.
1	IRQ1	Enables an IRQ for channel 1 result being ready
0	IRQ0	Enables an IRQ for channel 0 result being ready.

4.4.12 HOSTOUTx (The twenty six I2C Host Output Registers)

These registers are the output of the sensor and input to the host.

Name	I2C Address
HOSTOUT0 to HOSTOUT25	0x13 to 0x2C

HOSTOUTx

Bit	7	6	5	4	3	2	1	0
Name	HOSTOUTx							
Type	R							
Reset	0	0	0	0	0	0	0	0

Bit	Name	Function
7:0	HOSTOUTx	These registers are the output of the MCU and input to the host. The results of the CHAN_LIST enabled “active channel” readings are located sequentially in this table. Each channel may use 2 or 3 bytes depending on the setup. The validity of the various channel outputs located in this table is determined by other factors. Data is valid when an IRQ status says that it is and remains valid until another reading happens. This is why it is imperative to service the interrupt before the next measurement cycle begins (Autonomous Mode), unless forced mode is used.

5 Measurement: Principle of Operation

Operation is based on the concept of channels. Channels are essentially tasks that have been setup by the user.

To setup these channels, the channel specific areas of the parameter table need to be loaded with the correct information as well as the global area of this table.

The channels' specific areas are described below and include things like:

- ADC gain
- The photodiode selected
- The counter selected to time
- How often to make a measurement
- The format of the output (16 vs 24 bits)
- And other areas

The global area includes global information that affect all tasks such as:

- The list of channels that are enabled.
- The setup of the two counters that can be used by the channels
- The three light thresholds that can be selected from by the channels.

The list of channels, CHAN_LIST, in the global area determines what operations are run and how the results are packed in the output fields.

The packing of the result data in the output fields is totally determined by the enabled channels as they are packed sequentially from the lowest enabled channel to the highest in the output field (I2C space- HOSTOUT0 to HOSTOUT25). The amount of space used by each channel is determined by the 16 vs 24 bit selection made in the channel setup.

Although space in the output buffer is reserved by the CHAN_LIST, the data validity is determined by the IRQ_STATUS register in Autonomous Mode and by elapsed time in Forced Mode. In Burst Mode, a subset of Autonomous Mode, all the expected data is valid.

5.1 Output Field Utilization

In all modes, CHAN_LIST configuration determines how the data is stacked in the 26 byte output field. It is done on a first come, first serve basis with the lower channels that are enabled taking up the lower addresses. When burst is enabled, the channel arrangement is just repeated to higher and higher addresses. See the example below.

Global Section of Parameter Table			Channel Specific Section of Parameter Table
CHAN_LIST			Output mode
0	Bit 0	Chan 0	16
1	Bit 1	Chan 1	24
0	Bit 2	Chan 2	16
1	Bit 3	Chan 3	16
1	Bit 4	Chan 4	24
1	Bit 5	Chan 5	16
X	Bit 6	X	X
X	Bit 7	X	X

I2C Register	I2C Addresss	Content
HOSTOUT0	13	Channel 1 Result: Most Signoficant Byte
HOSTOUT1	14	Channel 1 Result: Middle Signoficant Byte
HOSTOUT2	15	Channel 1 Result: Least Signoficant Byte
HOSTOUT3	16	Channel 3 Result: Most Signoficant Byte
HOSTOUT4	17	Channel 3 Result: Least Signoficant Byte
HOSTOUT5	13	Channel 4 Result: Most Signoficant Byte
HOSTOUT6	14	Channel 4 Result: Middle Signoficant Byte
HOSTOUT7	1A	Channel 4 Result: Least Signoficant Byte
HOSTOUT8	1B	Channel 5 Result: Most Signoficant Byte
HOSTOUT9	1C	Channel 5 Result: Least Signoficant Byte
HOSTOUT10	1D	Unused
HOSTOUT11	1E	Unused
HOSTOUT12	1F	Unused
HOSTOUT13	20	Unused
HOSTOUT14	21	Unused
HOSTOUT15	22	Unused
HOSTOUT16	23	Unused
HOSTOUT17	24	Unused
HOSTOUT18	25	Unused
HOSTOUT19	26	Unused
HOSTOUT20	27	Unused
HOSTOUT21	28	Unused
HOSTOUT22	29	Unused
HOSTOUT23	2A	Unused
HOSTOUT24	2B	Unused
HOSTOUT25	2C	Unused

Packing of of these four channels in the output table is determined by the four enabled channels in the CHANNEL list above. This is independent of the IRQ_ENABLE and IRQ_STATUS

Figure 16. Output Table Data Packing

5.2 Autonomous and Forced Modes

In Autonomous Mode, the user uses the timer fields in both the global and channels specific areas in order to set up the timing for repeated measurements. The user then sends the command to start these autonomous measurements repeatedly. When each channels timer is tripped, the measurement for that channel is started and when that channel measurement completes, it is signaled by the IRQ_STATUS bits and by an interrupt (if the interrupt is enabled). After that signal the sensor restarts the channel timer and waits for it to trip and signal the next measurement. The host must read the data before the next reading is generated or risk losing the reading or even getting garbage data to sample smearing (reading data in the midst of it changing).

In Forced Mode, all measurements enabled in the CHAN_LIST start as a result of a FORCE command and are only done once. If there are multiple channels enabled, then the measurements are done back-to-back starting with the lower number channel.

The completion signaling is the same as for autonomous, the IRQ_STATUS and interrupt if it is enabled. The logical difference is that all the enabled channels are always shown as simultaneously ready in the IRQ_STATUS whereas in Autonomous Mode this is not true.

Global Section of Parameter Table			Channel Specific Section of Parameter Table
CHAN_LIST			Output mode
0	Bit 0	Chan 0	16
1	Bit 1	Chan 1	24
0	Bit 2	Chan 2	16
1	Bit 3	Chan 3	16
1	Bit 4	Chan 4	24
1	Bit 5	Chan 5	16
X	Bit 6	X	X
X	Bit 7	X	X

I2C SPACE		
IRQ_STATUS		
Value	Bit	Meaning
0	Bit 0	Chan 0
0	Bit 1	Chan 1
0	Bit 2	Chan 2
1	Bit 3	Chan 3
0	Bit 4	Chan 4
1	Bit 5	Chan 5
X	Bit 6	X
X	Bit 7	X

I2C Register	I2C Addresss	Content
HOSTOUT0	13	Channel 1 Result: Most Signoficant Byte
HOSTOUT1	14	Channel 1 Result: Middle Signoficant Byte
HOSTOUT2	15	Channel 1 Result: Least Signoficant Byte
HOSTOUT3	16	Channel 3 Result: Most Signoficant Byte
HOSTOUT4	17	Channel 3 Result: Least Signoficant Byte
HOSTOUT5	13	Channel 4 Result: Most Signoficant Byte
HOSTOUT6	14	Channel 4 Result: Middle Signoficant Byte
HOSTOUT7	1A	Channel 4 Result: Least Signoficant Byte
HOSTOUT8	1B	Channel 5 Result: Most Signoficant Byte
HOSTOUT9	1C	Channel 5 Result: Least Signoficant Byte
HOSTOUT10	1D	Unused
HOSTOUT11	1E	Unused
HOSTOUT12	1F	Unused
HOSTOUT13	20	Unused
HOSTOUT14	21	Unused
HOSTOUT15	22	Unused
HOSTOUT16	23	Unused
HOSTOUT17	24	Unused
HOSTOUT18	25	Unused
HOSTOUT19	26	Unused
HOSTOUT20	27	Unused
HOSTOUT21	28	Unused
HOSTOUT22	29	Unused
HOSTOUT23	2A	Unused
HOSTOUT24	2B	Unused
HOSTOUT25	2C	Unused

The IRQ_STATUS bits signal which of the possible fields are updated with new information. All other fields should be considered invalid and possibly containing wrong transitory information.

This is despite the reserved space in the output table for the readings that have not yest happened.

Figure 6 The IRQ_STATUS Shows which of the Output Fields have Valid Data

5.3 Burst Mode

Burst Mode is always used in Autonomous Mode.

The Burst Mode is enabled by the BURST register's bit 7. The burst register is in the global area of the parameter table. Bits 6:0 of the register define the number of readings to be made.

All channels set up in the CHAN_LIST operate in this mode and they operate in unison governed by the MEASRATE register in the parameter table. The individual channel MEASCONFIGx.COUNTER_INDEX [1:0] value is ignored.

The burst is started by the START command and may be paused by the PAUSE command. All measurements enabled in the CHAN_LIST are done as a quick set then repeated after the delay determined by the MEASRATE register. The number of repeats are set by the BURST register.

The measurements called for by the enabled channels are done without an intervening delay, starting with the lower number channel and ending with the highest channel number.

The burst will proceed until it is complete or until the output buffer is full, after which an interrupt may be generated if enabled and the IRQ_STATUS bit(s) associated with all the channels in the CHAN_LIST will be set. The user has the time period until the next set of reads are finished to read back the data in the output field.

The output data will be stacked in the 26 bytes output data field and will be sequential. For example, if the CHAN_LIST enables channels X Y and Z, then the data will be found in the output buffer as multiple sets: X1, Y1, Z1, X2, Y2, Z2 ….. . The fields X, Y, and Z are packed efficiently and are not necessarily the same length since they can be a mix of 16 and 24 bits values.

I2C SPACE		
IRQ_STATUS When Done		
Value	Bit	Meaning
0	Bit 0	Chan 0
1	Bit 1	Chan 1
0	Bit 2	Chan 2
1	Bit 3	Chan 3
1	Bit 4	Chan 4
1	Bit 5	Chan 5
X	Bit 6	X
X	Bit 7	X

Global Section of Parameter Table			Channel Specific Section of Parameter Table
CHAN_LIST			Output mode
0	Bit 0	Chan 0	16
1	Bit 1	Chan 1	24
0	Bit 2	Chan 2	16
1	Bit 3	Chan 3	16
1	Bit 4	Chan 4	24
1	Bit 5	Chan 5	16
X	Bit 6	X	X
X	Bit 7	X	X

Since The CHAN_LIST shows 4 active channels we see two sets of readings stacked one after another.

Reading Set 1

Reading Set 1

I2C Register	I2C Addresss	Content
HOSTOUT0	13	Channel 1 Result: Most Signoficant Byte
HOSTOUT1	14	Channel 1 Result: Middle Signoficant Byte
HOSTOUT2	15	Channel 1 Result: Least Signoficant Byte
HOSTOUT3	16	Channel 3 Result: Most Signoficant Byte
HOSTOUT4	17	Channel 3 Result: Least Signoficant Byte
HOSTOUT5	13	Channel 4 Result: Most Signoficant Byte
HOSTOUT6	14	Channel 4 Result: Middle Signoficant Byte
HOSTOUT7	1A	Channel 4 Result: Least Signoficant Byte
HOSTOUT8	1B	Channel 5 Result: Most Signoficant Byte
HOSTOUT9	1C	Channel 5 Result: Least Signoficant Byte
HOSTOUT10	1D	Channel 1 Result: Most Signoficant Byte
HOSTOUT11	1E	Channel 1 Result: Middle Signoficant Byte
HOSTOUT12	1F	Channel 1 Result: Least Signoficant Byte
HOSTOUT13	20	Channel 3 Result: Most Signoficant Byte
HOSTOUT14	21	Channel 3 Result: Least Signoficant Byte
HOSTOUT15	22	Channel 4 Result: Most Signoficant Byte
HOSTOUT16	23	Channel 4 Result: Middle Signoficant Byte
HOSTOUT17	24	Channel 4 Result: Least Signoficant Byte
HOSTOUT18	25	Channel 5 Result: Most Signoficant Byte
HOSTOUT19	26	Channel 5 Result: Least Signoficant Byte
HOSTOUT20	27	Unused
HOSTOUT21	28	Unused
HOSTOUT22	29	Unused
HOSTOUT23	2A	Unused
HOSTOUT24	2B	Unused
HOSTOUT25	2C	Unused

In burst mode the I2C HOSTOUT locations are updated simultaneously when the burst is done. Only then will the IRQ_STATUS field be updates and an int generated (if the correct IRQ_ENABLE bit(s) is set).

Figure 7 Burst Mode Example of Two Sets of Readings

5.4 Interrupt Operation

The INT output pin is asserted by the sensor when an enabled channel in the CHAN_LIST (which has the corresponding bit in the RESET register) has finished. In Burst Mode, the interrupt is delayed until the number of readings is reached or the buffer is full.

When the host reads the IRQ_STATUS register to learn which source generated the interrupt, the IRQ_STATUS register is cleared automatically.

The most efficient method of extracting measurements from the Si115x involves the use an I^2C Burst Read beginning at the IRQ_STATUS register.

5.5 Timing of Channel Measurements

The timing of measurements has two aspects: How long each measurement takes to make and how often they are made. The time to make the measurements is controlled by things like the HW_GAIN, which is really the integration time and other variables such as SW_GAIN, and the decimation rate setting. Note that each measurement is composed of two measurement times. In a UV or ALS measurement, then two measurements are always done and averaged. See the timing diagram below.

Global Parameter Table's Timing Paramters

MEASRATE_H = 0
MEASRATE_L = 1
MEASCOUNT1 = 5
MEASCOUNT2 = 10
MEASCOUNT3 = X

MEASRATE is 1 for a base period of 800 us

MEASCONFIG1.COUNTER_INDEX[1:0] selects MEASCOUNT1 which is 5. This makes Chan1 meas. period equal to 4ms

MEASCONFIG3.COUNTER_INDEX[1:0] selects MEASCOUNT2 which is 10. This makes Chan3 meas. period equal to 8 ms

CHANNEL 1 Setup

	7	6	5	4	3	2	1	0
ADCCONFIGx	RSRVD	DECIM_RATE[1:0] = 0			ADCMUX[4:0]			
ADCSENSx	HSIG	SW_GAIN[2:0] = 0			HW_GAIN[3:0] = 2			
ADCPOSTx	RSRVD	24BIT_OUT	POSTSHIFT[2:0			UNUSED	THRESH_SEL[1:0]	
MEASCONFIGx	COUNTER_INDEX[1:0] = 1		LED_TRIM[1:0]		BANK_SEL	LED3 En.	LED2 En.	LED1 En.

CHANNEL 3 Setup

	7	6	5	4	3	2	1	0
ADCCONFIGx	RSRVD	DECIM_RATE[1:0] = 0			ADCMUX[4:0]			
ADCSENSx	HSIG	SW_GAIN[2:0] = 0			HW_GAIN[3:0] = 3			
ADCPOSTx	RSRVD	24BIT_OUT	POSTSHIFT[2:0			UNUSED	THRESH_SEL[1:0]	
MEASCONFIGx	COUNTER_INDEX[1:0] = 2		LED_TRIM[1:0]		BANK_SEL	LED3 En.	LED2 En.	LED1 En.



Figure 19. An Example of Measurement Timing

6 The Parameter Table

Address	Name	Description	
0x00	I2C_ADDR	I2C Address (Temp)	Global Area: Affects all Channels
0x01	CHAN_LIST	Channel List	
0x02	ADCCONFIG0	Channel 0 Setup	Channel Areas: Specific Channel Setup
0x03	ADCSENS0		
0x04	ADCPOST0		
0x05	MEASCONFIG0		
0x06	ADCCONFIG1	Channel 1 Setup	
0x07	ADCSENS1		
0x08	ADCPOST1		
0x09	MEASCONFIG1		
0x0A	ADCCONFIG2	Channel 2 Setup	
0x0B	ADCSENS2		
0x0C	ADCPOST2		
0x0D	MEASCONFIG2		
0x0E	ADCCONFIG3	Channel 3 Setup	
0x0F	ADCSENS3		
0x10	ADCPOST3		
0x11	MEASCONFIG3		
0x12	ADCCONFIG4	Channel 4 Setup	
0x13	ADCSENS4		
0x14	ADCPOST4		
0x15	MEASCONFIG4		
0x16	ADCCONFIG5	Channel 5 Setup	
0x17	ADCSENS5		
0x18	ADCPOST5		
0x19	MEASCONFIG5		
0x1A	MEASRATE_H	MEASURE RATE	Global Area: Affects all Channels
0x1B	MEASRATE_L		
0x1C	MEASCOUNT1	MEASCOUNT	
0x1D	MEASCOUNT2		
0x1E	MEASCOUNT3		
0x25	THRESHOLD0_H	THRESHOLD SETUP	
0x26	THRESHOLD0_L		
0x27	THRESHOLD1_H		
0x28	THRESHOLD1_L		
0x29	THRESHOLD2_H		
0x2A	THRESHOLD2_L		
0x2B	BURST	BURST	

Table 7 Parameter Table

6.1 Global Area of the Parameter Table

The Global Area represents resources that are shared amongst the six channels. See the next section for per-channel properties and for the setup of parameters that are channel specific

Parameter	Parameter Address			
MEASRATE[1]	0x1A	MEASRATE[15:8]	Main Measurement Rate Counter	Governs how much time between measurement groups. One count represents an 800 us time period.
MEASRATE[0]	0x1B	MEASRATE[7:0]		
MEASCOUNT1	0x1C	MEASCOUNT1[7:0]	Three Measurement Rate extension counters available for setting the rate	Each of 6 channel setups selected which of these counters to use via the MEASCONFIG::COUNTER_INDEX[1:0] bits:
MEASCOUNT2	0x1D	MEASCOUNT2[7:0]		
MEASCOUNT3	0x1E	MEASCOUNT3[7:0]		
THRESHOLD1[1]	0x25	THRESHOLD1[15:8]	THRESHOLD1	One of these three (or none) us Chosen by MEASCONFIGx.THRESH_SEL[1:0]
THRESHOLD1[0]	0x26	THRESHOLD1[7:0]		
THRESHOLD2[1]	0x27	THRESHOLD2[15:8]	THRESHOLD2	
THRESHOLD2[0]	0x28	THRESHOLD2[7:0]		
THRESHOLD3[1]	0x29	THRESHOLD3[15:8]	THRESHOLD3	
THRESHOLD3[0]	0x2A	HRESHOLD3[7:0]		
BURST	0x2B	BURST[7:0]		Bit 7 is Burst Enable while BURST_COUNT[6:0] are the count
CHAN_LIST	0x01	CHAN_LIST[5:0]		The six least significant bits enable the 6 possible channels

Table 8 Global Area of the Parameter Table

6.2 Channel Specific Setup Areas of the Parameter Table

Error! Reference source not found. is the summary of the four bytes channel-specific area in the parameter table. here are six copies in the table corresponding to up to six tasks/channels assigned to the sensor. They are located between addresses 0x02 and 0x18 hex.

Register	7	6	5	4	3	2	1	0
ADCCONFIGx	--	DECIM_RATE[1:0]		ADCMUX[4:0]				
ADCSENSx	HSIG	SW_GAIN[2:0]			HW_GAIN[3:0]			
ADCPOSTx	--	24BIT_OUT	POSTSHIFT[2:0			--	THRESH_SEL[1:0]	
MEASCONFIGx	COUNTER_INDEX[1:0]		--		--	--.	--	--

Table 9 Channel-Specific Registers in the Parameter Table

The following table illustrates how to use the Channel-Specific Registers in the Parameter Table above.



The counter selected (1, 2, or 3) in this figure defines how many 800 µs periods to have between readings when this channel runs. The threshold selected (0, 1 or 2) selects the threshold used.

Figure 20. THRESH_SEL, COUNTER_INDEX fields in each Channel Specific Register Area Points to Global Area Register THRESHOLDx and MEASCOUNTx respectively

6.2.1 ADCCONFIGx

Parameter Addresses: 0x02, 0x06, 0x0A, 0x0E, 0x12, 0x16

Bit	7	6	5	4	3	2	1	0
Name	Reserved	DECIM_RATE[1:0]		ADCMUX[4:0]				
Reset	0	0	0	0	0	0	0	0

Bit	Name	Function
7	RESERVED	Must remain at 0.
6:5	DECIM_RATE[1:0]	Selects Decimations rate of A/Ds. This setting affects the number of clocks used per measurements. Decimation rate is a A/D optimization parameter. The optimum decimation value is 0 for a 1024 clocks and 48.8 us min measurement time. Increasing the reading time by using more clocks does not cause the ADC count to be larger.

Value	No of 21 MHz Clocks	Measurement time at HW_GAIN[3:0] = 0	Measurement time at HW_GAIN[3:0] = n	Usage
		Note: All measurements are repeated 2X internally for ADC offset cancellation purposes. The times below represent the integration time for one of these measurement pairs.		
0	1024	48.8 us	48.8*(2**n) us	Normal
1	2048	97.6 us	97.6*(2**n) us	Useful for longer short measurement times
2	4096	195 us	195*(2**n) us	Useful for longer short measurement times
3	512	24.4 us	24.4*(2**n) us	Useful for very short measurement times

4:0	ADCMUX[4:0]	The ADC Mux selects which photodiode(s) are connected to the ADCs for measurement. See Photodiode Section for more information regarding the location of the photodiodes.

ADCMUX[4:0]					Optical Functions	Operation	Comments
0	0	0	0	0	Small IR	D1b	
0	0	0	0	1	Medium IR	D1b+D2b	
0	0	0	1	0	Large IR	D1b+D2b+D3b+D4b	
0	1	0	1	1	White	D1	
0	1	1	0	1	Large White	D1+D4	
1	1	0	0	0	UV	D-10	
1	1	0	0	1	UV-Deep	D-10b	
1	1	1	0	0	Temp	Temp Sensor	

6.2.2 ADCSENSx

Parameter Addresses: 0x03, 0x07, 0x0B, 0x0F, 0x13, 0x17

Bit	7	6	5	4	3	2	1	0
Name	HSIG	SW_GAIN[2:0]			HW_GAIN[2:0]			
Reset	0	0	0	0	0	0	0	0

Bit	Name	Function	
7	HSIG	This is the Ranging bit for the A/D. Normal gain at 0 and High range (sensitivity is divided by 14.5) when set to 1.	
6:4	SW_GAIN[2:0]	Causes an internal accumulation of samples with no pause between readings. The calculations are accumulated in 24 bits and an optional shift is applied later. See ADCPOSTx.ADC_MISC[1:0]	
		Value	No of Measurements
		0	1
		1	2
		2	4
		3	8
		4	16
		5	32
		6	64
		7	128
3:0	HW_GAIN[3:0]	Value	Nominal Measurement time for 512 clocks.
		0	24.4 µs
		1	48.8 µs
		2	97.5 µs
		……	…..
		10	25 ms
		11	50 ms
		12 to 15	unused

6.2.3. ADCPOSTx

Parameter Addresses: 0x04, 0x08, 0x0C, 0x10, 0x14, 0x18

Bit	7	6	5	4	3	2	1	0
Name	Reserved	24BIT_OUT	POSTSHIFT[2:0]			UNUSED	THRESH_EN[1:0]	
Reset	0	0	0	0	0	0	0	0

Bit	Name	Function		
7	RESERVED	Must be set to 0		
6	24BIT_OUT	Determines the size of the fields in the output registers.		
		Value	Bits/Result	Output
		0	16	**Unsigned integer**
		1	24	**Signed Integer**
5:3	POSTSHIFT[2:0]	The number of bits to shift right after SW accumulation. Allows the results of many additions not to overflow the output. Especially useful when the output is in 16 bit mode.		
2	UNUSED			
1:0	THRESH_EN [1:0]	Value	Operation	
		0	Do not use THRESHOLDs	
		1	Interrupt when the measurement is larger than the THRESHOLD1 Global Parameters	
		2	Interrupt when the measurement is larger than the THRESHOLD2 Global Parameters	
		3	Interrupt when the measurement is larger than the THRESHOLD3 Global Parameters	

6.2.3 MEASCONFIGx

Parameter Addresses: 0x05, 0x0A, 0x0D, 0x11, 0x15, 0x19

Bit	7	6	5	4	3	2	1	0
Name	COUNTER_INDEX[1:0]		--		--	--	--	--
Reset	0	0	0	0	0	0	0	0

<table>
<tr><th>Bit</th><th>Name</th><th>Function</th></tr>
<tr><td>7:6</td><td>COUNTER_INDEX[1:0]</td><td>Selects which of the three counters (MEASCOUNTx) in the global parameter list is in use by this channel. These counters control the period/frequency of measurements.

When the channel uses the COUNTER_INDEX[1:0] to select a MEASCOUNTk register in the parameter table, then the time between measurements for this channel is = 800 us * MEASRATE * MEASCOUNTk.

A value of zero in MEASRATE will prevent autonomous mode from working. Similarly a zero in MEASCOUNTk will prevent the autonomous mode from working for the concerned channel
<table>
<tr><th>Value</th><th>Results</th></tr>
<tr><td>0</td><td>No counter selected so this measurement will not be performed unless BURST or Forced measurements.</td></tr>
<tr><td>1</td><td>Selects MEASCOUNT1</td></tr>
<tr><td>2</td><td>Selects MEASCOUNT2</td></tr>
<tr><td>3</td><td>Selects MEASCOUNT3</td></tr>
</table>
</td></tr>
</table>

6.3 Photodiode Selection

The ADCCONFIGx.ADCMUX [4:0] Register controls the photodiode selection.



Figure 21. Photodiode locations

7 2 x 2 mm QFN Pin Descriptions



Table 12. Pin Descriptions

Pin	Name	Type	Description
1	SDA	Bidirectional	I^2C Data.
2	SCL	Input	I^2C Clock.
3	V_{DD}	Power	Power Supply. Voltage source.
4	INT	Bidirectional	Interrupt Output. Open-drain interrupt output pin. Must be at logic level high during power-up sequence to enable low power operation.
5	DNC		Do Not Connect. This pin is electrically connected to an internal Si1133 node. It should remain unconnected.
6	CV_{DD}	Output	Connect to V_{DD} Connect to V_{DD} through a pull-up resistor when not in use.
7	CV_{DD}	Output	Connect to V_{DD} Connect to V_{DD} through a pull-up resistor when not in use.
8	GND	Power	Ground. Reference voltage.
9	CV_{DD}	Output	Connect to V_{DD} Connect to V_{DD} through a pull-up resistor when not in use.
10	DNC		Do Not Connect. This pin is electrically connected to an internal Si1133 node. It should remain unconnected.

8 2 x 2 mm QFN Ordering Guide

Family	QFN OPNs	ALS (No Filter)		UV Index Filter	940nm Filter	Proximity (# of LED Drivers)	HRM
Si113x	Si1133-AA00-GMR	Y		Y			

9 Package Outline: 10-Pin 2x2 mm QFN

QFN Package Diagram Dimensions illustrates the package details for the Si1133 QFN package lists the values for the dimensions shown in the illustration.



Figure 25. QFN Package Diagram Dimensions

Table 14. Package Diagram Dimensions

Dimension	Min	Nom	Max
A	0.55	0.65	0.75
b	0.20	0.25	0.30
D	2.00 BSC.		
e	0.50 BSC.		
E	2.00 BSC.		
L	0.30	0.35	0.40
aaa	0.10		
bbb	0.10		
ccc	0.08		
ddd	0.10		

Notes:
1. All dimensions shown are in millimeters (mm).
2. Dimensioning and Tolerance per ANSI Y14.5M-1994.

10 Suggested 2 x 2 mm QFN PCB Land Pattern



Table 16. Land Pattern Dimensions

Dimension	mm
C1	1.90
C2	1.90
E	0.50
X	0.30
Y	0.80

Notes:
General
1. All dimensions shown are in millimeters (mm).
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 mm minimum, all the way around the pad.

Stencil Design
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

Card Assembly
8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for Small Body Components.

11 Document Change List

Revision 0.1

12 Contact Information

Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:
https://www.siliconlabs.com/support/pages/contacttechnicalsupport.aspx
and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.