


] NC

] EN


] BP

GND

Pin Configurations




SC-70-5/SOT-23-5/TSOT-23-5



Functional Pin Description

Pin Name	Pin Function
EN	Chip Enable (Active High). Note that this pin is high impedance. There should be a pull low $100k\Omega$ resistor connected to GND when the control signal is floating.
ВР	Reference Noise Bypass. This pin can be floating. For lowest noise performance, connect a 22nF capacitor between the BP and GND pins.
GND	Ground.
VOUT	Output Voltage.
VIN	Power Input Voltage.

Function Block Diagram





Absolute Maximum Ratings (Note 1)

Supply Input Voltage	- 6V
• Power Dissipation, P _D @ T _A = 25°C	
SC-70-5	- 300mW
TSOT-23-5/SOT-23-5	- 400mW
WDFN-6L 2x2	- 606mW
MSOP-8	- 625mW
Package Thermal Resistance (Note 2)	
SC-70-5, θ_{JA}	- 333°C/W
SC-70-5, θ_{JC}	- 200°C/W
TSOT-23-5/SOT-23-5, θ_{JA}	- 250°C/W
TSOT-23-5/SOT-23-5, θ_{JC}	- 25°C/W
WDFN-6L 2x2, θ_{JA}	- 165°C/W
WDFN-6L 2x2, θ_{JC}	- 20°C/W
MSOP-8 θ _{JA}	- 160°C/W
MSOP-8 θ _{JC}	- 55°C/W
• Junction Temperature	- 150°C
• Lead Temperature (Soldering, 10 sec.)	- 260°C
Storage Temperature Range	- –65°C to 150°C
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	- 2kV
MM (Machine Model)	- 200V
Recommended Operating Conditions (Note 4)	
• Supply Input Voltage	- 2.5V to 5.5V
• EN Input Voltage	- 0V to 5.5V

- 11 7 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	
• EN Input Voltage	0V to 5.5V
• Livinput voltage	0 V 10 3.5 V
Junction Temperature Range	40°C to 125°C
V danistion remperators transge	10 0 10 120 0
Ambient Temperature Range	–40°C to 85°C

Electrical Characteristics

 $(V_{IN}=V_{OUT}+1V,\,C_{IN}=C_{OUT}=1\mu F,\,C_{BP}=22nF,\,T_{A}=25^{\circ}C,\,unless\,\,otherwise\,\,specified)$

Parameter Sym		Test Conditions	Min	Тур	Max	Unit	
Output Voltage Accuracy	ΔV_{OUT}	I _{OUT} = 1mA	-2		2	%	
Current Limit	I _{LIM}	$R_{LOAD} = 1\Omega$	360	400	1	mA	
Quiescent Current	IQ	$V_{EN} \ge 1.2V, I_{OUT} = 0mA$		90	130	μΑ	
Drangut Valtage (Nata 5)	V _{DROP}	I _{OUT} = 200mA, V _{OUT} > 2.8V		170	200		
Dropout Voltage (Note 5)		I _{OUT} = 300mA, V _{OUT} > 2.8V		220	300	mV	
Line Regulation	ΔVLINE	$V_{IN} = (V_{OUT} + 1V) \text{ to 5.5V},$ $I_{OUT} = 1\text{mA}$			0.3	%	
Load Regulation	ΔV_{LOAD}	1mA < I _{OUT} < 300mA			0.6	%	
Standby Current	I _{STBY}	V _{EN} = GND, Shutdown		0.01	1	μΑ	





Paramete	r	Symbol	Test Conditions	Min	Тур	Max	Unit
EN Input Bias Current		I _{IBSD}	V _{EN} = GND or VIN	1	0	100	nA
EN Threshold	Logic-Low	V _{IL}	$V_{IN} = 3V$ to 5.5V, Shutdown			0.4	V
Voltage Logic-Hig		V _{IH}	V _{IN} = 3V to 5.5V, Start-Up	1.2			V
Output Noise Voltage		e _{NO}	10Hz to 100kHz, $I_{OUT} = 200$ mA $C_{OUT} = 1$ µF	-	100	1	μV _{RMS}
Power Supply	f = 100Hz	DODD	C 1E. 10mA		-70		٩D
Rejection Rate	Rejection Rate $f = 10kHz$ PSRR $C_{OUT} = 1\mu F, I_{OUT} = 10mA$		-	–50	-	dB	
Thermal Shutdown Temperature		T _{SD}		1	165	ŀ	°C
Thermal Shutdown Temperature		ΔTSD			30		°C


- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ_{JA} is measured at $T_A = 25^{\circ}$ C on a low effective thermal conductivity single-layer test board per JEDEC 51-3.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. The dropout voltage is defined as $V_{IN} V_{OUT}$, which is measured when V_{OUT} is $V_{OUT(NORMAL)} 100 mV$.





Typical Operating Characteristics

















Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.


DS9193-17 January 2016 www.richtek.com


















Copyright ©2016 Richtek Technology Corporation. All rights reserved.

RICHTEK

is a registered trademark of Richtek Technology Corporation.







Applications Information

Like any low dropout regulator, the external capacitors used with the RT9193 must be carefully selected for regulator stability and performance. Using a capacitor whose value is $>1\mu$ F on the RT9193 input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The RT9193 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least $1\mu F$ with ESR is $>1m\Omega$ on the RT9193 output ensures stability. The RT9193 still works well with output capacitor of other types due to the wide stable ESR range. Figure 1 shows the curves of allowable ESR range as a function of load current for various output capacitor values. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the V_{OUT} pin of the RT9193 and returned to a clean analog ground.






Figure 1

Bypass Capacitor and Low Noise

Connecting a 22nF between the BP pin and GND pin significantly reduces noise on the regulator output, it is critical that the capacitor connection between the BP pin and GND pin be direct and PCB traces should be as short as possible. There is a relationship between the bypass capacitor value and the LDO regulator turn on time. DC leakage on this pin can affect the LDO regulator output noise and voltage regulation performance.

Enable Function

The RT9193 features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.2 volts. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For to protecting the system, the RT9193 have a quick-discharge function. If the enable function is not needed in a specific application, it may be tied to V_{IN} to keep the LDO regulator in a continuously on state.

Thermal Considerations

Thermal protection limits power dissipation in RT9193. When the operation junction temperature exceeds 165°C, the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turn on again after the junction temperature cools by 30°C.

For continue operation, do not exceed absolute maximum operation junction temperature 125°C. The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_Q$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$$

Where $T_{J(MAX)}$ is the maximum operation junction temperature 125°C, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance.

For recommended operating conditions specification of RT9193, where $T_{J(MAX)}$ is the maximum junction temperature of the die (125°C) and T_A is the maximum ambient temperature. The junction to ambient thermal resistance (θ_{JA} is layout dependent) for TSOT-23-5/SOT-23-5 package is 250°C/W, SC-70-5 package is 333°C/W, WDFN-6L 2x2 package is 165°C/W and MSOP-8 package is 160°C/W on standard JEDEC 51-3 thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by following formula :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 333 = 300 \text{mW} \text{ for}$

SC-70-5

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 250 = 400 \text{mW for}$

TSOT-23-5/SOT-23-5

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 165 = 606 \text{mW} \text{ for}$

WDFN-6L 2x2

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 160 = 625 \text{mW for}$

MSOP-8

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance θ_{JA} . For RT9193 packages, the Figure 2 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.





Figure 2. Derating Curve for Packages




Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
А	0.800	1.100	0.031	0.044
A1	0.000	0.100	0.000	0.004
В	1.150	1.350	0.045	0.054
b	0.150	0.400	0.006	0.016
С	1.800	2.450	0.071	0.096
D	1.800	2.250	0.071	0.089
е	0.650		0.0)26
Н	0.080	0.260	0.003	0.010
L	0.210	0.460	0.008	0.018

SC-70-5 Surface Mount Package






Complete I	Dimensions In Millimeters		Dimension	s In Inches
Symbol	Min	Max	Min	Max
Α	0.700	1.000	0.028	0.039
A1	0.000	0.100	0.000	0.004
В	1.397	1.803	0.055	0.071
b	0.300	0.559	0.012	0.022
С	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
е	0.838	1.041	0.033	0.041
Н	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

TSOT-23-5 Surface Mount Package







O. male al	Dimensions In Millimeters		Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	0.889	1.295	0.035	0.051
A1	0.000	0.152	0.000	0.006
В	1.397	1.803	0.055	0.071
b	0.356	0.559	0.014	0.022
С	2.591	2.997	0.102	0.118
D	2.692	3.099	0.106	0.122
е	0.838	1.041	0.033	0.041
Н	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

SOT-23-5 Surface Mount Package







DETAIL A


Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Or seeds a l	Dimensions In Millimeters		Dimensions In Inches	
Symbol	Min	Max	Min	Max
А	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.200	0.350	0.008	0.014
D	1.950	2.050	0.077	0.081
D2	1.000	1.450	0.039	0.057
Е	1.950	2.050	0.077	0.081
E2	0.500	0.850	0.020	0.033
е	0.650		0.0)26
L	0.300	0.400	0.012	0.016

W-Type 6L DFN 2x2 Package





Symbol	Dimensions In Millimeters		Dimension	s In Inches
	Min	Max	Min	Max
А	0.810	1.100	0.032	0.043
A1	0.000	0.150	0.000	0.006
A2	0.750	0.950	0.030	0.037
b	0.220	0.380	0.009	0.015
D	2.900	3.100	0.114	0.122
е	0.650		0.0)26
Е	4.800	5.000	0.189	0.197
E1	2.900	3.100	0.114	0.122
L	0.400	0.800	0.016	0.031

8-Lead MSOP Plastic Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

www.richtek.com DS9193-17 January 2016

14