NOTES:

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| V _{DD} - V _{SS} |
|---|
| Current at Analog Input Pin (V _{IN} +, V _{IN} ±2 mA |
| Analog Input (V _{IN}) †† V _{SS} - 1.0V to V _{DD} + 1.0V |
| All other Inputs and OutputsV_{SS} - 0.3V to V_{DD} + 0.3V |
| Difference Input Voltage $ V_{DD} - V_{SS} $ |
| Output Short-Circuit CurrentContinuous |
| Current at Input Pins±2 mA |
| Current at Output and Supply Pins±30 mA |
| Storage Temperature65°C to +150°C |
| Maximum Junction Temperature (T _J)+150°C |
| ESD Protection on all Pins (HBM;MM)4 kV; 400V |

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2 "Input Voltage and Current Limits".

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $V_{DD} = +1.6V$ to +5.5V, $V_{SS} = GND$, $T_A = +25^{\circ}C$, $V_{IN} + = V_{DD}/2$, $V_{IN}^{-} = V_{SS}$, and $R_L = 100 \text{ k}\Omega$ to $V_{DD}/2$ (Refer to Figure 1-3).

| Parameters | Sym | Min | Тур | Max | Units | Conditions |
|----------------------------------|------------------------------|----------------------|----------------------|----------------------|--------------------|---|
| Power Supply | | | | | | · |
| Supply Voltage | V _{DD} | 1.6 | | 5.5 | V | |
| Quiescent Current per comparator | ا _Q | 0.3 | 0.6 | 1.0 | μA | I _{OUT} = 0 |
| Input | | | | | | |
| Input Voltage Range | V _{CMR} | V _{SS} -0.3 | _ | V _{DD} +0.3 | V | |
| Common-mode Rejection Ratio | CMRR | 55 | 70 | _ | dB | V_{DD} = 5V, V_{CM} = -0.3V to 5.3V |
| Common-mode Rejection Ratio | CMRR | 50 | 65 | _ | dB | V _{DD} = 5V, V _{CM} = 2.5V to 5.3V |
| Common-mode Rejection Ratio | CMRR | 55 | 70 | _ | dB | V_{DD} = 5V, V_{CM} = -0.3V to 2.5V |
| Power Supply Rejection Ratio | PSRR | 63 | 80 | _ | dB | V _{CM} = V _{SS} |
| Input Offset Voltage | V _{OS} | -7.0 | ±1.5 | +7.0 | mV | V _{CM} = V _{SS} (Note 1) |
| Drift with Temperature | $\Delta V_{OS} / \Delta T_A$ | _ | ±3 | _ | µV/°C | $T_A = -40^{\circ}C$ to +125°C, $V_{CM} = V_{SS}$ |
| Input Hysteresis Voltage | V _{HYST} | 1.5 | 3.3 | 6.5 | mV | V _{CM} = V _{SS} (Note 1) |
| Linear Temp. Co. (Note 2) | TC ₁ | _ | 6.7 | _ | µV/°C | $T_A = -40^{\circ}C$ to +125°C, $V_{CM} = V_{SS}$ |
| Quadratic Temp. Co. (Note 2) | TC ₂ | _ | -0.035 | _ | μV/°C ² | $T_A = -40$ °C to +125°C, $V_{CM} = V_{SS}$ |
| Input Bias Current | ا _B | — | 1 | — | pА | $V_{CM} = V_{SS}$ |
| At Temperature (I-Temp parts) | I _B | _ | 25 | 100 | pА | T _A = +85°C, V _{CM} = V _{SS} (Note 3) |
| At Temperature (E-Temp parts) | I _B | | 1200 | 5000 | pА | T _A = +125°C, V _{CM} = V _{SS} (Note 3) |
| Input Offset Current | I _{OS} | _ | ±1 | _ | pА | V _{CM} = V _{SS} |
| Common-mode Input Impedance | Z _{CM} | _ | 10 ¹³ 4 | _ | Ω pF | |
| Differential Input Impedance | Z _{DIFF} | | 10 ¹³ 2 | | Ω pF | |

Note 1: The input offset voltage is the center (average) of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.

2: V_{HYST} at different temperatures is estimated using V_{HYST} (T_A) = V_{HYST} + (T_A - 25°C) TC₁ + (T_A - 25°C)² TC₂.

3: Input bias current at temperature is not tested for SC-70-5 package.

4: Limit the output current to Absolute Maximum Rating of 30 mA.

DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN}^- = V_{SS} , and R_L = 100 k Ω to $V_{DD}/2$ (Refer to Figure 1-3).

| Parameters | Sym | Min | Тур | Max | Units | Conditions |
|---------------------------|-----------------|----------------------|------------|----------------------|-------|--|
| Push-Pull Output | | | | | | |
| High-Level Output Voltage | V _{OH} | V _{DD} -0.2 | — | _ | V | I _{OUT} = -2 mA, V _{DD} = 5V |
| Low-Level Output Voltage | V _{OL} | _ | — | V _{SS} +0.2 | V | I _{OUT} = 2 mA, V _{DD} = 5V |
| Short-Circuit Current | I _{SC} | — | -2.5, +1.5 | _ | mA | V _{DD} = 1.6V (Note 4) |
| | I _{SC} | — | ±30 | | mA | V _{DD} = 5.5V (Note 4) |

Note 1: The input offset voltage is the center (average) of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.

2: V_{HYST} at different temperatures is estimated using V_{HYST} (T_A) = V_{HYST} + (T_A - 25°C) TC₁ + (T_A - 25°C)² TC₂.

3: Input bias current at temperature is not tested for SC-70-5 package.

4: Limit the output current to Absolute Maximum Rating of 30 mA.

AC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $V_{DD} = +1.6V$ to +5.5V, $V_{SS} = GND$, $T_A = +25^{\circ}C$, $V_{IN} + = V_{DD}/2$, Step = 200 mV, Overdrive = 100 mV, and $C_L = 36$ pF (Refer to Figure 1-2 and Figure 1-3).

| Parameters | Sym | Min | Тур | Max | Units | Conditions |
|---------------------------------|------------------|-----|------|-----|-------------------|------------------------|
| Rise Time | t _R | — | 0.85 | _ | μs | |
| Fall Time | t _F | _ | 0.85 | _ | μs | |
| Propagation Delay (High-to-Low) | t _{PHL} | _ | 4 | 8 | μs | |
| Propagation Delay (Low-to-High) | t _{PLH} | _ | 4 | 8 | μs | |
| Propagation Delay Skew | t _{PDS} | _ | ±0.2 | _ | μs | (Note 1) |
| Maximum Toggle Frequency | f _{MAX} | — | 160 | — | kHz | V _{DD} = 1.6V |
| | f _{MAX} | — | 120 | — | kHz | V _{DD} = 5.5V |
| Input Noise Voltage | E _{ni} | _ | 200 | _ | μV _{P-P} | 10 Hz to 100 kHz |

Note 1: Propagation Delay Skew is defined as: $t_{PDS} = t_{PLH} - t_{PHL}$.

MCP6543 CHIP SELECT (CS) CHARACTERISTICS

| Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = V_{SS} , and C_L = 36 pF (Refer to Figures 1-1 and 1-3). | | | | | | | | |
|---|--------------------------|-------------------------|-----|----------------------|-------|---|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | |
| CS Low Specifications | CS Low Specifications | | | | | | | |
| CS Logic Threshold, Low | V_{IL} | V_{SS} | — | $0.2 V_{\text{DD}}$ | V | | | |
| CS Input Current, Low | I _{CSL} | — | 5.0 | — | pА | $\overline{CS} = V_{SS}$ | | |
| CS High Specifications | | | | | | | | |
| CS Logic Threshold, High | V _{IH} | 0.8 V _D D | _ | V _{DD} | V | | | |
| CS Input Current, High | I _{CSH} | — | 1 | — | pА | CS = V _{DD} | | |
| CS Input High, V _{DD} Current | I _{DD} | — | 18 | _ | pА | CS = V _{DD} | | |
| CS Input High, GND Current | I _{SS} | _ | -20 | _ | pА | CS = V _{DD} | | |
| Comparator Output Leakage | I _{O(LEAK)} | _ | 1 | _ | pА | $V_{OUT} = V_{DD}, \overline{CS} = V_{DD}$ | | |
| CS Dynamic Specifications | | | | | | | | |
| CS Low to Comparator Output Low Turn-on Time | t _{ON} | — | 2 | 50 | ms | $\overline{\text{CS}} = 0.2 \text{ V}_{\text{DD}}$ to $\text{V}_{\text{OUT}} = \text{V}_{\text{DD}}/2$, $\text{V}_{\text{IN}} = \text{V}_{\text{DD}}$ | | |
| CS High to Comparator Output High Z Turn-off Time | t _{OFF} | — | 10 | — | μs | $\overline{\text{CS}}$ = 0.8 V _{DD} to V _{OUT} = V _{DD} /2, V _{IN} - = V _{DD} | | |
| CS Hysteresis | V _{CS_HYS} T | _ | 0.6 | | V | V _{DD} = 5V | | |






FIGURE 1-1: Timing Diagram for the \overline{CS} Pin on the MCP6543.





TEMPERATURE CHARACTERISTICS

| Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V and V_{SS} = GND. | | | | | | |
|--|----------------|-----|-------|------|-------|------------|
| Parameters | Sym | Min | Тур | Мах | Units | Conditions |
| Temperature Ranges | | | | | | |
| Specified Temperature Range | T _A | -40 | | +85 | °C | |
| Operating Temperature Range | T _A | -40 | — | +125 | °C | Note |
| Storage Temperature Range | T _A | -65 | _ | +150 | °C | |
| Thermal Package Resistances | | | | | | |
| Thermal Resistance, 5L-SC-70 | θ_{JA} | | 331 | _ | °C/W | |
| Thermal Resistance, 5L-SOT-23 | θ_{JA} | _ | 220.7 | _ | °C/W | |
| Thermal Resistance, 8L-PDIP | θ_{JA} | _ | 89.3 | _ | °C/W | |
| Thermal Resistance, 8L-SOIC | θ_{JA} | _ | 149.5 | _ | °C/W | |
| Thermal Resistance, 8L-MSOP | θ_{JA} | _ | 211 | _ | °C/W | |
| Thermal Resistance, 14L-PDIP | θ_{JA} | _ | 70 | _ | °C/W | |
| Thermal Resistance, 14L-SOIC | θ_{JA} | | 95.3 | | °C/W | |
| Thermal Resistance, 14L-TSSOP | θ_{JA} | _ | 100 | | °C/W | |

Note: The MCP6541/1R/1U/2/3/4 I-Temp parts operate over this extended temperature range, but with reduced performance. In any case, the Junction Temperature (T_J) must not exceed the Absolute Maximum specification of +150°C.

1.1 Test Circuit Configuration

This test circuit configuration is used to determine the AC and DC specifications.




FIGURE 1-3: AC and DC Test Circuit for the Push-Pull Output Comparators.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN^-} = GND, R_L = 100 k Ω to $V_{DD}/2$, and C_L = 36 pF.




FIGURE 2-1: Input Offset Voltage at $V_{CM} = V_{SS}$.




FIGURE 2-2: Input Offset Voltage Drift at $V_{CM} = V_{SS}$.




FIGURE 2-3: The MCP6541/1R/1U/2/3/4 Comparators Show No Phase Reversal.




FIGURE 2-4: V_{CM} = V_{SS}.

Input Hysteresis Voltage at




FIGURE 2-5: Input Hysteresis Voltage Linear Temp. Co. (TC_1) at $V_{CM} = V_{SS}$.




FIGURE 2-6: Input Hysteresis Voltage Quadratic Temp. Co. (TC_2) at $V_{CM} = V_{SS}$.

MCP6541/1R/1U/2/3/4

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$, and C_L = 36 pF.




FIGURE 2-7: Input Offset Voltage vs. Ambient Temperature at $V_{CM} = V_{SS}$.




FIGURE 2-8: Input Offset Voltage vs. Common-mode Input Voltage at $V_{DD} = 1.6V$.




FIGURE 2-9: Input Offset Voltage vs. Common-mode Input Voltage at V_{DD} = 5.5V.




FIGURE 2-10: Input Hysteresis Voltage vs. Ambient Temperature at $V_{CM} = V_{SS}$.




FIGURE 2-11: Input Hysteresis Voltage vs. Common-mode Input Voltage at $V_{DD} = 1.6V$.




FIGURE 2-12: Input Hysteresis Voltage vs. Common-mode Input Voltage at V_{DD} = 5.5V.

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$, and C_L = 36 pF.




FIGURE 2-13: CMRR, PSRR vs. Ambient Temperature.




FIGURE 2-14: Input Bias Current, Input Offset Current vs. Ambient Temperature.




FIGURE 2-15: Quiescent Current vs. Common-mode Input Voltage at $V_{DD} = 1.6V$.




FIGURE 2-16: Input Bias Current, Input Offset Current vs. Common-mode Input Voltage.




FIGURE 2-17: Quiescent Current vs. Power Supply Voltage.




FIGURE 2-18: Quiescent Current vs. Common-mode Input Voltage at $V_{DD} = 5.5V$.

^{© 2019-2020} Microchip Technology Inc.

MCP6541/1R/1U/2/3/4

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$, and C_L = 36 pF.




FIGURE 2-19: Frequency.




FIGURE 2-20: Output Voltage Headroom vs. Output Current at $V_{DD} = 1.6V$.




FIGURE 2-21: High-to-Low Propagation Delay.




FIGURE 2-22: Output Short Circuit Current Magnitude vs. Power Supply Voltage.




FIGURE 2-23: Output Voltage Headroom vs. Output Current at $V_{DD} = 5.5V$.





FIGURE 2-24: Low-to-High Propagation Delay.

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$, and C_L = 36 pF.






FIGURE 2-26: Propagation Delay vs. Power Supply Voltage.




FIGURE 2-27: Propagation Delay vs. Common-mode Input Voltage at $V_{DD} = 1.6V$.




FIGURE 2-28: Propagation Delay vs. Ambient Temperature.




FIGURE 2-29: Propagation Delay vs. Input Overdrive.




FIGURE 2-30: Propagation Delay vs. Common-mode Input Voltage at $V_{DD} = 5.5V$.

^{© 2019-2020} Microchip Technology Inc.

MCP6541/1R/1U/2/3/4

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$, and C_L = 36 pF.




FIGURE 2-31: Propagation Delay vs. Load Capacitance.




FIGURE 2-32: Supply Current (shoot through current) vs. Chip Select (CS) Voltage at V_{DD} = 1.6V (MCP6543 only).




FIGURE 2-33: Sup<u>ply</u> Current (charging current) vs. Chip Select (CS) pulse at V_{DD} = 1.6V (MCP6543 only).




FIGURE 2-34: Chip Select (\overline{CS}) Step Response (MCP6543 only).




FIGURE 2-35: Supply Current (shoot through current) vs. Chip Select (\overline{CS}) Voltage at V_{DD} = 5.5V (MCP6543 only).




FIGURE 2-36: Sup<u>ply</u> Current (charging current) vs. Chip Select (CS) pulse at V_{DD} = 5.5V (MCP6543 only).

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$, and C_L = 36 pF.




FIGURE 2-37: Input Bias Current vs. Input Voltage.

^{© 2019-2020} Microchip Technology Inc.

NOTES:

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

| | | | | 1 | | | | |
|-----------------------------------|--|----------|---------------------------------|---------|---------|---------|---------------------------------------|------------------------------------|
| MCP6541 PDIP, SOIC, MSOP | MCP6541 SOT-23-5, SC-70-5 | MCP6541R | MCP6541U SOT-23-5 SC-70-5 | MCP6542 | MCP6543 | MCP6544 | Symbol | Description |
| 6 | 1 | 1 | 4 | 1 | 6 | 1 | OUT, OUTA | Digital Output (comparator A) |
| 2 | 4 | 4 | 3 | 2 | 2 | 2 | V _{IN} -, V _{INA} - | Inverting Input (comparator A) |
| 3 | 3 | 3 | 1 | 3 | 3 | 3 | V _{IN} +, V _{INA} + | Non-inverting Input (comparator A) |
| 7 | 5 | 2 | 5 | 8 | 7 | 4 | V _{DD} | Positive Power Supply |
| — | — | _ | — | 5 | — | 5 | V _{INB} + | Non-inverting Input (comparator B) |
| _ | _ | _ | — | 6 | | 6 | V _{INB} – | Inverting Input (comparator B) |
| _ | _ | _ | — | 7 | | 7 | OUTB | Digital Output (comparator B) |
| — | — | _ | — | _ | — | 8 | OUTC | Digital Output (comparator C) |
| _ | _ | _ | — | _ | | 9 | V _{INC} - | Inverting Input (comparator C) |
| _ | _ | _ | — | _ | | 10 | V _{INC} + | Non-inverting Input (comparator C) |
| 4 | 2 | 5 | 2 | 4 | 4 | 11 | V _{SS} | Negative Power Supply |
| _ | _ | _ | — | _ | | 12 | V _{IND} + | Non-inverting Input (comparator D) |
| | _ | _ | | _ | | 13 | V _{IND} - | Inverting Input (comparator D) |
| — | — | _ | — | _ | | 14 | OUTD | Digital Output (comparator D) |
| _ | _ | _ | — | _ | 8 | _ | CS | Chip Select |
| 1, 5, 8 | | _ | _ | _ | 1, 5 | _ | NC | No Internal Connection |

TABLE 3-1: PIN FUNCTION TABLE

3.1 Analog Inputs

The comparator non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.2 CS Digital Input

This is a CMOS, Schmitt-triggered input that places the part into a low-power mode of operation.

3.3 Digital Outputs

The comparator outputs are CMOS, push-pull digital outputs. They are designed to be compatible with CMOS and TTL logic and are capable of driving heavy DC or capacitive loads.

3.4 Power Supply (V_{SS} and V_{DD})

The positive power supply pin (V_{DD}) is 1.6V to 5.5V higher than the negative power supply pin (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need a local bypass capacitor (typically 0.01 µF to 0.1 µF) within 2 mm of the V_{DD} pin. These can share a bulk capacitor with nearby analog parts (within 100 mm), but it is not required.

NOTES:

4.0 APPLICATIONS INFORMATION

The MCP6541/1R/1U/2/3/4 family of push-pull output comparators are fabricated on Microchip's state-of-theart CMOS process. They are suitable for a wide range of applications requiring very low-power consumption.

4.1 Comparator Inputs

4.1.1 PHASE REVERSAL

The MCP6541/1R/1U/2/3/4 comparator family uses CMOS transistors at the input. They are designed to prevent phase inversion when the input pins exceed the supply voltages. Figure 2-3 shows an input voltage exceeding both supplies with no resulting phase inversion.

4.1.2 INPUT VOLTAGE AND CURRENT LIMITS

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors, and to minimize input bias current (IB). The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages that go too far above V_{DD} ; their breakdown voltage is high enough to allow normal operation, and low enough to bypass ESD events within the specified limits.




FIGURE 4-1: Simplified Analog Input ESD Structures.

In order to prevent damage and/or improper operation of these amplifiers, the circuits they are in must limit the currents (and voltages) at the V_{IN}+ and V_{IN}- pins (see Absolute Maximum Ratings † at the beginning of **Section 1.0 "Electrical Characteristics"**). Figure 4-3 shows the recommended approach to protecting these inputs. The internal ESD diodes prevent the input pins (V_{IN}+ and V_{IN}-) from going too far below ground, and the resistors R₁ and R₂, limit the possible current drawn out of the input pin. Diodes D₁ and D₂ prevent the input pin (V_{IN}+ and V_{IN}-) from going too far above V_{DD}. When implemented as shown, resistors R₁ and R₂ also limit the current through D₁ and D₂.




FIGURE 4-2: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of the resistors R₁ and R₂. In this case, the currents through the diodes D₁ and D₂ need to be limited by some other mechanism. The resistor then serves as in-rush current limiter; the DC current into the input pins (V_{IN}+ and V_{IN}-) should be very small.

A significant amount of current can flow out of the inputs when the Common-mode voltage (V_{CM}) is below ground (V_{SS}); see Figure 2-37. Applications that are high-impedance may need to limit the usable voltage range.

4.1.3 NORMAL OPERATION

The input stage of this family of devices uses two differential input stages in parallel: one operates at low input voltages and the other at high input voltages. With this topology, the input voltage is 0.3V above V_{DD} and 0.3V below V_{SS}. Therefore, the input offset voltage is measured at both V_{SS} - 0.3V and V_{DD} + 0.3V to ensure proper operation.

The MCP6541/1R/1U/2/3/4 family has internally-set hysteresis that is small enough to maintain input offset accuracy (<7 mV) and large enough to eliminate output chattering caused by the comparator's own input noise voltage (200 μ V_{D-D}). Figure 4-3 depicts this behavior.

^{© 2019-2020} Microchip Technology Inc.




FIGURE 4-3: The MCP6541/1R/1U/2/3/4 comparators' internal hysteresis eliminates output chatter caused by input noise voltage.

4.2 Push-Pull Output

The push-pull output is designed to be compatible with CMOS and TTL logic, while the output transistors are configured to give rail-to-rail output performance. They are driven with circuitry that minimizes any switching current (shoot-through current from supply-to-supply) when the output is transitioned from high-to-low, or from low-to-high (see Figures 2-15, 2-18, and 2-32 — 2-36 for more information).

4.3 MCP6543 Chip Select (CS)

The MCP6543 is a single comparator with Chip Select (\overline{CS}). When \overline{CS} is pulled high, the total current consumption drops to 20 pA (typ.); 1 pA (typ.) flows through the \overline{CS} pin, 1 pA (typ.) flows through the output pin and 18 pA (typ.) flows through the V_{DD} pin, as shown in Figure 1-1. When this happens, the comparator output is put into a high-impedance state. By pulling \overline{CS} low, the comparator is enabled. If the \overline{CS} pin is left floating, the comparator will not operate properly. Figure 1-1 shows the output voltage and supply current response to a \overline{CS} pulse.

The internal CS circuitry is designed to minimize glitches when cycling the CS pin. This helps conserve power, which is especially important in battery-powered applications.

4.4 Externally Set Hysteresis

Greater flexibility in selecting hysteresis (or input trip points) is achieved by using external resistors.

Input offset voltage (V_{OS}) is the center (average) of the (input-referred) low-high and high-low trip points. Input hysteresis voltage (V_{HYST}) is the difference between the same trip points. Hysteresis reduces output chattering when one input is slowly moving past the other and thus reduces dynamic supply current. It also helps in systems where it is best not to cycle between states too frequently (e.g., air conditioner thermostatic control).

4.4.1 NON-INVERTING CIRCUIT

Figure 4-4 shows a non-inverting circuit for singlesupply applications using just two resistors. The resulting hysteresis diagram is shown in Figure 4-5.




FIGURE 4-4: Noninverting Circuit with Hysteresis for Single-supply.




FIGURE 4-5: Hysteresis Diagram for the Noninverting Circuit.

The trip points for Figures 4-4 and 4-5 are:

EQUATION 4-1:

$$V_{TLH} = V_{REF} \left(I + \frac{R_I}{R_F} \right) - V_{OL} \left(\frac{R_I}{R_F} \right)$$
$$V_{THL} = V_{REF} \left(I + \frac{R_I}{R_F} \right) - V_{OH} \left(\frac{R_I}{R_F} \right)$$

 V_{TLH} = trip voltage from low-to-high V_{THL} = trip voltage from high-to-low

4.4.2 **INVERTING CIRCUIT**

Figure 4-6 shows an inverting circuit for single-supply using three resistors. The resulting hysteresis diagram is shown in Figure 4-7.




FIGURE 4-6: Hysteresis.

Inverting Circuit With




FIGURE 4-7: Hysteresis Diagram for the Inverting Circuit.

In order to determine the trip voltages (V_{THL} and V_{TLH}) for the circuit shown in Figure 4-6, R₂ and R₃ can be simplified to the Thevenin equivalent circuit with respect to V_{DD}, as shown in Figure 4-8.





FIGURE 4-8:



Using this simplified circuit, the trip voltage can be calculated using the following equation:

EQUATION 4-2:

$$V_{THL} = V_{OH} \left(\frac{R_{23}}{R_{23} + R_F} \right) + V_{23} \left(\frac{R_F}{R_{23} + R_F} \right)$$
$$V_{TLH} = V_{OL} \left(\frac{R_{23}}{R_{23} + R_F} \right) + V_{23} \left(\frac{R_F}{R_{23} + R_F} \right)$$

 V_{TIH} = trip voltage from low-to-high

V_{THL} = trip voltage from high-to-low

Figure 2-20 and Figure 2-23 can be used to determine typical values for V_{OH} and V_{OL}.

4.5 **Bypass Capacitors**

With this family of comparators, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm for good edge rate performance.

4.6 Capacitive Loads

Reasonable capacitive loads (e.g., logic gates) have little impact on propagation delay (see Figure 2-31). The supply current increases with increasing toggle frequency (Figure 2-19), especially with higher capacitive loads.

4.7 **Battery Life**


In order to maximize battery life in portable applications, use large resistors and small capacitive loads. Avoid toggling the output more than necessary. Do not use Chip Select (\overline{CS}) frequently to conserve start-up power. Capacitive loads will draw additional power at start-up.


4.8 PCB Surface Leakage

In applications where low input bias current is critical, PCB (Printed Circuit Board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow. This is greater than the MCP6541/1R/1U/2/3/4 family's bias current at 25°C (1 pA, typ.).

© 2019-2020 Microchip Technology Inc.

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-9.







- 1. Inverting Configuration (Figures 4-6 and 4-9):
 - a.Connect the guard ring to the non-inverting input pin (VIN+). This biases the guard ring to the same reference voltage as the comparator (e.g., V_{DD}/2 or ground).
 - b.Connect the inverting pin (V_{IN}-) to the input pad without touching the guard ring.
- 2. Non-inverting Configuration (Figure 4-4):
 - a.Connect the non-inverting pin (VIN+) to the input pad without touching the guard ring.
 - b.Connect the guard ring to the inverting input pin (V_{IN} –).

4.9 **Unused Comparators**

An unused amplifier in a quad package (MCP6544) should be configured as shown in Figure 4-10. This circuit prevents the output from toggling and causing crosstalk. It uses the minimum number of components and draws minimal current (see Figure 2-15 and Figure 2-18).







4.10 Typical Applications

4.10.1 PRECISE COMPARATOR

Some applications require higher DC precision. An easy way to solve this problem is to use an amplifier (such as the MCP6041) to gain-up the input signal before it reaches the comparator. Figure 4-11 shows an example of this approach.




FIGURE 4-11: Precise Inverting Comparator.

WINDOWED COMPARATOR 4.10.2

Figure 4-12 shows one approach to designing a windowed comparator. The AND gate produces a logic '1' when the input voltage is between V_{RB} and V_{RT} (where $V_{RT} > V_{RB}$).





FIGURE 4-12: Windowed Comparator.

4.10.3 ASTABLE MULTIVIBRATOR

A simple astable multivibrator design is shown in Figure 4-13. V_{REF} needs to be between the power supplies (V_{SS} = GND and V_{DD}) to achieve oscillation. The output duty cycle changes with V_{REF}.



Astable Multivibrator. FIGURE 4-13:

DS20001696K-page 20

5.0 PACKAGING INFORMATION

5.1 Package Marking Information

5-Lead SC-70 (MCP6541, MCP6541U)


| | | _ |
|--|----------------|---|
| | VN Fr W (Ba | |
| | | 1 |

| I-Temp Code | E-Temp Code |
|-------------|----------------|
| ABNN | Note 2 |
| BANN | Note 2 |
| | ABNN |

Note 1: I-Temp parts prior to March 2005 are marked "BAN"


2: SC-70-5 E-Temp parts not available at this release of this data sheet.

5-Lead SOT-23 (MCP6541, MCP6541R, MCP6541U)



| Device | I-Temp Code | E-Temp Code |
|----------|----------------|----------------|
| MCP6541 | ABNN | GTNN |
| MCP6541R | AGNN | GUNN |
| MCP6541U | _ | ATNN |
| Note: | Applies to 5-L | ead SOT-23 |


ote: Applies to 5-Lead SOT-23




Example:


8-Lead PDIP (300 mil) (MCP6541, MCP6542, MCP6543, MCP6544)





8-Lead SOIC (150 mil) (MCP6541, MCP6542, MCP6543, MCP6544)





| Legend | : XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. |
|--------|--|--|
| Note: | be carrie | nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information. |


© 2019-2020 Microchip Technology Inc.


Package Marking Information (Continued)


8-Lead MSOP (MCP6541, MCP6542, MCP6543)



14-Lead PDIP (300 mil) (MCP6544)








Package Marking Information (Continued)






Example:



^{© 2019-2020} Microchip Technology Inc.

5-Lead Plastic Small Outline Transistor (LT) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




SIDE VIEW

END VIEW

Microchip Technology Drawing C04-061-LT Rev E Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (LT) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | MILLIMETERS | | | |
|--------------------------|--------|-------------|----------|------|--|
| Dimension | Limits | MIN | NOM | MAX | |
| Number of Pins | N | | | | |
| Pitch | е | | 0.65 BSC | | |
| Overall Height | Α | 0.80 | - | 1.10 | |
| Standoff | A1 | 0.00 | - | 0.10 | |
| Molded Package Thickness | A2 | 0.80 | - | 1.00 | |
| Overall Length | D | 2.00 BSC | | | |
| Overall Width | E | 2.10 BSC | | | |
| Molded Package Width | E1 | 1.25 BSC | | | |
| Terminal Width | b | 0.15 | - | 0.40 | |
| Terminal Length | L | 0.10 | 0.20 | 0.46 | |
| Lead Thickness | С | 0.08 | - | 0.26 | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-061-LT Rev E Sheet 2 of 2

© 2019-2020 Microchip Technology Inc.

5-Lead Plastic Small Outline Transistor (LT) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | MILLIMETERS | | |
|-----------------------|------------------|------|-------------|------|--|
| Dimensio | Dimension Limits | | NOM | MAX | |
| Contact Pitch | E | | 0.65 BSC | | |
| Contact Pad Spacing | С | | 2.20 | | |
| Contact Pad Width | Х | | | 0.45 | |
| Contact Pad Length | Y | | | 0.95 | |
| Distance Between Pads | G | 1.25 | | | |
| Distance Between Pads | Gx | 0.20 | | | |


Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061-LT Rev E

5-Lead Plastic Small Outline Transistor (OT) [SOT23]








Microchip Technology Drawing C04-091-OT Rev E Sheet 1 of 2

^{© 2019-2020} Microchip Technology Inc.

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | |
|--------------------------|-------------|----------------------|----------|------|--|
| Dimension | Limits | MIN | NOM | MAX | |
| Number of Pins | Ν | | 5 | | |
| Pitch | е | | | | |
| Outside lead pitch | e1 | | 1.90 BSC | | |
| Overall Height | А | 0.90 | - | 1.45 | |
| Molded Package Thickness | A2 | 0.89 | - | 1.30 | |
| Standoff | A1 | - | - | 0.15 | |
| Overall Width | E | 2.80 BSC | | | |
| Molded Package Width | E1 | 1.60 BSC 2.90 BSC | | | |
| Overall Length | D | | | | |
| Foot Length | L | 0.30 | - | 0.60 | |
| Footprint | L1 | 0.60 REF | | | |
| Foot Angle | ¢ | 0° | - | 10° | |
| Lead Thickness | С | 0.08 | - | 0.26 | |
| Lead Width | b | 0.20 | - | 0.51 | |

Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev E Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | | |
|-------------------------|----|-------------|----------|------|--|
| Dimension Limits | | MIN | NOM | MAX | |
| Contact Pitch | E | | 0.95 BSC | | |
| Contact Pad Spacing | С | | 2.80 | | |
| Contact Pad Width (X5) | Х | | | 0.60 | |
| Contact Pad Length (X5) | Y | | | 1.10 | |
| Distance Between Pads | G | 1.70 | | | |
| Distance Between Pads | GX | 0.35 | | | |
| Overall Width | Z | | | 3.90 | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2091B [OT]


^{© 2019-2020} Microchip Technology Inc.


8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging













Microchip Technology Drawing No. C04-018-P Rev E Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





| | Units | | INCHES | |
|----------------------------|--------|------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Pins | N | | 8 | |
| Pitch | е | | .100 BSC | |
| Top to Seating Plane | Α | - | - | .210 |
| Molded Package Thickness | A2 | .115 | .130 | .195 |
| Base to Seating Plane | A1 | .015 | - | - |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 |
| Molded Package Width | E1 | .240 | .250 | .280 |
| Overall Length | D | .348 | .365 | .400 |
| Tip to Seating Plane | L | .115 | .130 | .150 |
| Lead Thickness | С | .008 | .010 | .015 |
| Upper Lead Width | b1 | .040 | .060 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | - | - | .430 |


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2

© 2019-2020 Microchip Technology Inc.


8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]



Microchip Technology Drawing No. C04-057-SN Rev E Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Ν | MILLIMETERS | | |
|--------------------------|----|-------------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Number of Pins | N | | | |
| Pitch | е | | 1.27 BSC | |
| Overall Height | Α | - | - | 1.75 |
| Molded Package Thickness | A2 | 1.25 | - | - |
| Standoff § | A1 | 0.10 | - | 0.25 |
| Overall Width | E | 6.00 BSC | | |
| Molded Package Width | E1 | 3.90 BSC | | |
| Overall Length | D | 4.90 BSC | | |
| Chamfer (Optional) | h | 0.25 | 0.50 | |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 | 1.04 REF | | |
| Foot Angle | φ | 0° | - | 8° |
| Lead Thickness | С | 0.17 | - | 0.25 |
| Lead Width | b | 0.31 | - | 0.51 |
| Mold Draft Angle Top | α | 5° | - | 15° |
| Mold Draft Angle Bottom | β | 5° | - | 15° |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev E Sheet 2 of 2

© 2019-2020 Microchip Technology Inc.

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | MILLIMETERS | | |
|-------------------------|--------|-------------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Contact Pitch | E | | 1.27 BSC | |
| Contact Pad Spacing | С | | 5.40 | |
| Contact Pad Width (X8) | X1 | | | 0.60 |
| Contact Pad Length (X8) | Y1 | | | 1.55 |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev E

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-111C Sheet 1 of 2

^{© 2019-2020} Microchip Technology Inc.

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL C

| | MILLIMETERS | | | |
|--------------------------|-------------|----------|------|------|
| Dimensio | on Limits | MIN | NOM | MAX |
| Number of Pins | N | | 8 | |
| Pitch | е | | | |
| Overall Height | A | - | - | 1.10 |
| Molded Package Thickness | A2 | 0.75 | 0.85 | 0.95 |
| Standoff | A1 | 0.00 | - | 0.15 |
| Overall Width | E | 4.90 BSC | | |
| Molded Package Width | E1 | 3.00 BSC | | |
| Overall Length | D | | | |
| Foot Length | L | 0.40 | 0.60 | 0.80 |
| Footprint | L1 | 0.95 REF | | |
| Foot Angle | φ | 0° | - | 8° |
| Lead Thickness | С | 0.08 | - | 0.23 |
| Lead Width | b | 0.22 | - | 0.40 |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or


protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | MILLIMETERS | | |
|-------------------------|------------------|------|-------------|------|--|
| Dimensi | Dimension Limits | | NOM | MAX | |
| Contact Pitch | E | | 0.65 BSC | | |
| Contact Pad Spacing | С | | 4.40 | | |
| Overall Width | Z | | | 5.85 | |
| Contact Pad Width (X8) | X1 | | | 0.45 | |
| Contact Pad Length (X8) | Y1 | | | 1.45 | |
| Distance Between Pads | G1 | 2.95 | | | |
| Distance Between Pads | GX | 0.20 | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

^{© 2019-2020} Microchip Technology Inc.

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES | | |
|----------------------------|------------------|----------|--------|------|--|
| Dimensio | Dimension Limits | | NOM | MAX | |
| Number of Pins | Ν | 14 | | | |
| Pitch | е | .100 BSC | | | |
| Top to Seating Plane | Α | - | - | .210 | |
| Molded Package Thickness | A2 | .115 | .130 | .195 | |
| Base to Seating Plane | A1 | .015 | - | - | |
| Shoulder to Shoulder Width | Е | .290 | .310 | .325 | |
| Molded Package Width | E1 | .240 | .250 | .280 | |
| Overall Length | D | .735 | .750 | .775 | |
| Tip to Seating Plane | L | .115 | .130 | .150 | |
| Lead Thickness | С | .008 | .010 | .015 | |
| Upper Lead Width | b1 | .045 | .060 | .070 | |
| Lower Lead Width | b | .014 | .018 | .022 | |
| Overall Row Spacing § | eB | - | - | .430 | |

Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.


3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]




Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

^{© 2019-2020} Microchip Technology Inc.

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|--------------------------|-------------|----------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Number of Pins | N | 14 | | |
| Pitch | е | | 1.27 BSC | |
| Overall Height | Α | - | - | 1.75 |
| Molded Package Thickness | A2 | 1.25 | - | - |
| Standoff § | A1 | 0.10 | - | 0.25 |
| Overall Width | E | 6.00 BSC | | |
| Molded Package Width | E1 | 3.90 BSC | | |
| Overall Length | D | 8.65 BSC | | |
| Chamfer (Optional) | h | 0.25 | - | 0.50 |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 | 1.04 REF | | |
| Lead Angle | Θ | 0° | - | - |
| Foot Angle | φ | 0° | - | 8° |
| Lead Thickness | С | 0.10 | - | 0.25 |
| Lead Width | b | 0.31 | - | 0.51 |
| Mold Draft Angle Top | α | 5° | - | 15° |
| Mold Draft Angle Bottom | β | 5° | - | 15° |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | MILLIMETERS | | | |
|--------------------------|------------------|--|-------------|------|--|--|
| Dimension | Dimension Limits | | NOM | MAX | | |
| Contact Pitch | E | | 1.27 BSC | | | |
| Contact Pad Spacing | С | | 5.40 | | | |
| Contact Pad Width (X14) | Х | | | 0.60 | | |
| Contact Pad Length (X14) | Y | | | 1.55 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2065-SL Rev D

^{© 2019-2020} Microchip Technology Inc.

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-087C Sheet 1 of 2

DS20001696K-page 42

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|--------------------------|-------------|----------------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Number of Pins | N | 14 | | |
| Pitch | е | 0.65 BSC | | |
| Overall Height | A | 1.20 | | |
| Molded Package Thickness | A2 | 0.80 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Overall Width | E | 6.40 BSC | | |
| Molded Package Width | E1 | 4.30 4.40 4.50 | | |
| Molded Package Length | D | 4.90 | 5.00 | 5.10 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | (L1) | 1.00 REF | | |
| Foot Angle | φ | 0° | - | 8° |
| Lead Thickness | С | 0.09 | - | 0.20 |
| Lead Width | b | 0.19 | - | 0.30 |

Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | |
|--------------------------|------------------|-------------|------|------|
| Dimensior | Dimension Limits | | NOM | MAX |
| Contact Pitch | E | 0.65 BSC | | |
| Contact Pad Spacing | C1 | | 5.90 | |
| Contact Pad Width (X14) | X1 | | | 0.45 |
| Contact Pad Length (X14) | Y1 | | | 1.45 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

APPENDIX A: REVISION HISTORY

Revision K (March 2020)

The following is the list of modifications:

1. Updated package drawings for the SC-70 package.

Revision J (November 2019)

The following is the list of modifications:

1. Updated Section 5.0 "Packaging Information".

Revision H (December 2011)

The following is the list of modifications:

- 1. Updated Package Types drawings to correctly show the device representation for the SC-70 package.
- 1. Updated package's temperatures in the Temperature Characteristics table.
- 2. Corrected the marking information table for the 5-Lead SC-70 package (MCP6541 and MCP6541U) in Section 5.1 "Package Marking Information".
- 3. Updated package outline drawings in **Section 5.1 "Package Marking Information"** to show all views for each package.
- 4. Minor editorial changes.

Revision G (March 2011)

The following is the list of modifications:

 Updated the marking information for the 5-Lead SC-70 package in Section 5.1 "Package Marking Information".

Revision F (September 2007)

- 1. Corrected polarity of MCP6541U SOT-23-5 pin out diagram on front page.
- 2. Section 5.0 "Packaging Information": Updated package outline drawings per MarCom.

Revision E (September 2006)

The following is the list of modifications:

- 1. Added MCP6541U pinout for the SOT-23-5 package.
- 2. Clarified Absolute Maximum Analog Input Voltage and Current Specifications.
- 3. Added applications write-ups on unused comparators.
- 4. Added disclaimer to package outline drawings.

Revision D (May 2006)

The following is the list of modifications:

- 1. Added E-temp parts.
- 2. Changed V_{HYST} temperature specification to linear and quadratic temperature coefficients.
- 3. Changed specifications and plots for E-Temp.
- 4. Added section 3.0 "Pin Descriptions".
- 5. Corrected package marking (See Section 5.1 "Package Marking Information").
- 6. Added Appendix A: "Revision History".

Revision C (September 2003)

• Undocumented changes.

Revision B (November 2002)

• Undocumented changes.

Revision A (March 2002)

• Original Release of this Document.

^{© 2019-2020} Microchip Technology Inc.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NOX /XX | | | Exa | Examples: | | | |
|--|-----------------------------|---|---------------|--------------------------------------|--|--|--|
| Device Temp | | ckage | a) | MCP6541T-I/LT: | Tape and Reel, Industrial Temperature, 5LD SC-70. | | |
| Device: | MCP6541: | Single Comparator | b) | MCP6541T-I/OT: | Tape and Reel, Industrial Temperature, 5LD SOT-23. | | |
| Device. | MCP6541T: MCP6541RT: | Single Comparator (Tape and Reel) (SC-70, SOT-23, SOIC, MSOP) Single Comparator (Rotated - Tape and | c) | MCP6541-I/MS: | Tape and Reel, Industrial Temperature, 8LD MSOP. | | |
| | MCP6541UT: | Reel) (SOT-23 only) Single Comparator (Tape and Reel) | d) | MCP6541-E/P: | Extended Temperature, 8LD PDIP. | | |
| | | (SC-70, SOT-23; SOT-23-5 is E-Temp only) | e) | MCP6541-E/SN: | Extended Temperature, 8LD SOIC. | | |
| | MCP6542: MCP6542T: | Dual Comparator Dual Comparator (Tape and Reel for SOIC <u>an</u> d MSOP) | f) | MCP6541RT-I/OT: | Tape and Reel, Industrial Temperature, 5LD SOT23. | | |
| | MCP6543: MCP6543T: | Single Comparator with <u>CS</u> Single Comparator with CS (Tape and Reel for SOIC and MSOP) | g) | MCP6541UT-E/LT: | Tape and Reel, Industrial Temperature, 5LD SC-70 | | |
| | MCP6544: MCP6544T: | Quad Comparator Quad Comparator (Tape and Reel for SOIC and TSSOP) | h) | MCP6541UT-E/OT: | Tape and Reel, Extended Temperature, 5LD SOT23. | | |
| Temperature Range: I = -40°C to +85°C E * = -40°C to +125°C * SC-70-5 E-Temp parts not available at this release of the data sheet. | | a) | MCP6542-I/MS: | Industrial Temperature, 8LD MSOP. | | | |
| | | | b) | MCP6542T-I/MS: | Tape and Reel, Industrial Temperature, 8LD MSOP. | | |
| Package: | | LT = Plastic Package (SC-70), 5-lead OT = Plastic Small Outline Transistor (SOT-23), 5-lead | c) | MCP6542-I/P: | Industrial Temperature, 8LD PDIP. | | |
| | MS = Plastic P = Plastic | | d) | MCP6542-E/SN: | Extended Temperature, 8LD SOIC. | | |
| | SL = Plastic | SOIC (150 mil Body), 14-lead (MCP6544) TSSOP (4.4mm Body), 14-lead (MCP6544) | a) | MCP6543-I/SN: | Industrial Temperature, 8LD SOIC. | | |
| | | | b) | MCP6543T-I/SN: | Tape and Reel, Industrial Temperature, 8LD SOIC. | | |
| | | | c) | MCP6543-I/P: | Industrial Temperature, 8LD PDIP. | | |
| | | | d) | MCP6543-E/SN: | Extended Temperature, 8LD SOIC. | | |
| | | | a) | MCP6544T-I/SL: | Tape and Reel, Industrial Temperature, 14LD SOIC. | | |
| | | | b) | MCP6544T-E/SL: | Tape and Reel, Extended Temperature, 14LD SOIC. | | |
| | | | c) | MCP6544-I/P: | Industrial Temperature, 14LD PDIP. | | |
| | | | d) | MCP6544T-E/ST: | Tape and Reel, Extended Temperature, 14LD TSSOP. | | |

^{© 2019-2020} Microchip Technology Inc.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5763-3

© 2019-2020 Microchip Technology Inc.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

DS20001696K-page 50

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

Italy - Padova

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820