MCP6541/1R/1U/2/3/4

NOTES:

© 2019-2020 Microchip Technology Inc.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V_{DD} - V_{SS} 7.0V

Current at Analog Input Pin (V_{IN}+, V_{IN}-.........................±2 mA

Analog Input (V_{IN}) †† .... V_{SS} - 1.0V to V_{DD} + 1.0V

All other Inputs and Outputs........... V_{SS} - 0.3V to V_{DD} + 0.3V

Difference Input Voltage .... |V_{DD} - V_{SS}|

Output Short-Circuit Current ....Continuous

Current at Input Pins ....±2 mA

Current at Output and Supply Pins ....±30 mA

Storage Temperature ....-65°C to +150°C

Maximum Junction Temperature (T_J).......................... +150°C

ESD Protection on all Pins (HBM;MM) ....4 kV; 400V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See **Section 4.1.2 "Input Voltage and Current Limits"**.

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN}+ = V_{DD}/2, V_{IN-} = V_{SS}, and R_L = 100 kΩ to V_{DD}/2 (Refer to Figure 1-3).

Parameters	Sym	Min	Typ	Max	Units	Conditions
Power Supply						
Supply Voltage	V_{DD}	1.6	—	5.5	V	
Quiescent Current per comparator	I_Q	0.3	0.6	1.0	µA	I_{OUT} = 0
Input						
Input Voltage Range	V_{CMR}	V_{SS}–0.3	—	V_{DD}+0.3	V	
Common-mode Rejection Ratio	CMRR	55	70	—	dB	V_{DD} = 5V, V_{CM} = -0.3V to 5.3V
Common-mode Rejection Ratio	CMRR	50	65	—	dB	V_{DD} = 5V, V_{CM} = 2.5V to 5.3V
Common-mode Rejection Ratio	CMRR	55	70	—	dB	V_{DD} = 5V, V_{CM} = -0.3V to 2.5V
Power Supply Rejection Ratio	PSRR	63	80	—	dB	V_{CM} = V_{SS}
Input Offset Voltage	V_{OS}	-7.0	±1.5	+7.0	mV	V_{CM} = V_{SS} (**Note 1**)
Drift with Temperature	$\Delta V_{OS}/\Delta T_A$	—	±3	—	µV/°C	T_A = -40°C to +125°C, V_{CM} = V_{SS}
Input Hysteresis Voltage	V_{HYST}	1.5	3.3	6.5	mV	V_{CM} = V_{SS} (**Note 1**)
Linear Temp. Co. (**Note 2**)	TC_1	—	6.7	—	µV/°C	T_A = -40°C to +125°C, V_{CM} = V_{SS}
Quadratic Temp. Co. (**Note 2**)	TC_2	—	-0.035	—	µV/°C^2	T_A = -40°C to +125°C, V_{CM} = V_{SS}
Input Bias Current	I_B	—	1	—	pA	V_{CM} = V_{SS}
At Temperature (I-Temp parts)	I_B	—	25	100	pA	T_A = +85°C, V_{CM} = V_{SS} (**Note 3**)
At Temperature (E-Temp parts)	I_B	—	1200	5000	pA	T_A = +125°C, V_{CM} = V_{SS} (**Note 3**)
Input Offset Current	I_{OS}	—	±1	—	pA	V_{CM} = V_{SS}
Common-mode Input Impedance	Z_{CM}	—	10^{13}||4	—	Ω||pF	
Differential Input Impedance	Z_{DIFF}	—	10^{13}||2	—	Ω||pF	

Note 1: The input offset voltage is the center (average) of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.

2: V_{HYST} at different temperatures is estimated using V_{HYST} (T_A) = V_{HYST} + (T_A - 25°C) TC_1 + (T_A - 25°C)^2 TC_2.

3: Input bias current at temperature is not tested for SC-70-5 package.

4: Limit the output current to Absolute Maximum Rating of 30 mA.

MCP6541/1R/1U/2/3/4

DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN}+ = V_{DD}/2, V_{IN-} = V_{SS}, and R_L = 100 kΩ to V_{DD}/2 (Refer to Figure 1-3).

Parameters	Sym	Min	Typ	Max	Units	Conditions
Push-Pull Output						
High-Level Output Voltage	V_{OH}	V_{DD}−0.2	—	—	V	I_{OUT} = -2 mA, V_{DD} = 5V
Low-Level Output Voltage	V_{OL}	—	—	V_{SS}+0.2	V	I_{OUT} = 2 mA, V_{DD} = 5V
Short-Circuit Current	I_{SC}	—	-2.5, +1.5	—	mA	V_{DD} = 1.6V (**Note 4**)
	I_{SC}	—	±30	—	mA	V_{DD} = 5.5V (**Note 4**)

Note 1: The input offset voltage is the center (average) of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.

2: V_{HYST} at different temperatures is estimated using $V_{HYST} (T_A) = V_{HYST} + (T_A - 25°C) TC_1 + (T_A - 25°C)^2 TC_2$.

3: Input bias current at temperature is not tested for SC-70-5 package.

4: Limit the output current to Absolute Maximum Rating of 30 mA.

AC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN}+ = V_{DD}/2, Step = 200 mV, Overdrive = 100 mV, and C_L = 36 pF (Refer to Figure 1-2 and Figure 1-3).

Parameters	Sym	Min	Typ	Max	Units	Conditions
Rise Time	t_R	—	0.85	—	µs	
Fall Time	t_F	—	0.85	—	µs	
Propagation Delay (High-to-Low)	t_{PHL}	—	4	8	µs	
Propagation Delay (Low-to-High)	t_{PLH}	—	4	8	µs	
Propagation Delay Skew	t_{PDS}	—	±0.2	—	µs	(**Note 1**)
Maximum Toggle Frequency	f_{MAX}	—	160	—	kHz	V_{DD} = 1.6V
	f_{MAX}	—	120	—	kHz	V_{DD} = 5.5V
Input Noise Voltage	E_{ni}	—	200	—	µV$_{P-P}$	10 Hz to 100 kHz

**Note 1:** Propagation Delay Skew is defined as: $t_{PDS} = t_{PLH} - t_{PHL}$.

MCP6543 CHIP SELECT (CS) CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, $V_{IN}+$ = $V_{DD}/2$, $V_{IN}-$ = V_{SS}, and C_L = 36 pF (Refer to Figures 1-1 and 1-3).

| Parameters	Sym	Min	Typ	Max	Units	Conditions
CS Low Specifications						
CS Logic Threshold, Low	V_{IL}	V_{SS}	—	$0.2\ V_{DD}$	V	
CS Input Current, Low	I_{CSL}	—	5.0	—	pA	$\overline{CS}$ = V_{SS}
CS High Specifications						
CS Logic Threshold, High	V_{IH}	$0.8\ V_{DD}$	—	V_{DD}	V	
CS Input Current, High	I_{CSH}	—	1	—	pA	$\overline{CS}$ = V_{DD}
CS Input High, V_{DD} Current	I_{DD}	—	18	—	pA	$\overline{CS}$ = V_{DD}
CS Input High, GND Current	I_{SS}	—	–20	—	pA	$\overline{CS}$ = V_{DD}
Comparator Output Leakage	$I_{O(LEAK)}$	—	1	—	pA	V_{OUT} = V_{DD}, $\overline{CS}$ = V_{DD}
CS Dynamic Specifications						
CS Low to Comparator Output Low Turn-on Time	t_{ON}	—	2	50	ms	$\overline{CS}$ = $0.2\ V_{DD}$ to V_{OUT} = $V_{DD}/2$, $V_{IN}-$ = V_{DD}
CS High to Comparator Output High Z Turn-off Time	t_{OFF}	—	10	—	µs	$\overline{CS}$ = $0.8\ V_{DD}$ to V_{OUT} = $V_{DD}/2$, $V_{IN}-$ = V_{DD}
CS Hysteresis	V_{CS_HYST}	—	0.6	—	V	V_{DD} = 5V

FIGURE 1-1: Timing Diagram for the CS Pin on the MCP6543.

FIGURE 1-2: Propagation Delay Timing Diagram.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V and V_{SS} = GND.

Parameters	Sym	Min	Typ	Max	Units	Conditions
Temperature Ranges						
Specified Temperature Range	T_A	-40	—	+85	°C	
Operating Temperature Range	T_A	-40	—	+125	°C	**Note**
Storage Temperature Range	T_A	-65	—	+150	°C	
Thermal Package Resistances						
Thermal Resistance, 5L-SC-70	θ_{JA}	—	331	—	°C/W	
Thermal Resistance, 5L-SOT-23	θ_{JA}	—	220.7	—	°C/W	
Thermal Resistance, 8L-PDIP	θ_{JA}	—	89.3	—	°C/W	
Thermal Resistance, 8L-SOIC	θ_{JA}	—	149.5	—	°C/W	
Thermal Resistance, 8L-MSOP	θ_{JA}	—	211	—	°C/W	
Thermal Resistance, 14L-PDIP	θ_{JA}	—	70	—	°C/W	
Thermal Resistance, 14L-SOIC	θ_{JA}	—	95.3	—	°C/W	
Thermal Resistance, 14L-TSSOP	θ_{JA}	—	100	—	°C/W	

Note: The MCP6541/1R/1U/2/3/4 I-Temp parts operate over this extended temperature range, but with reduced performance. In any case, the Junction Temperature (T_J) must not exceed the Absolute Maximum specification of +150°C.

1.1 Test Circuit Configuration

This test circuit configuration is used to determine the AC and DC specifications.

FIGURE 1-3: *AC and DC Test Circuit for the Push-Pull Output Comparators.*

2.0 TYPICAL PERFORMANCE CURVES

> **Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, $V_{IN}+$ = $V_{DD}/2$, V_{IN-} = GND, R_L = 100 kΩ to $V_{DD}/2$, and C_L = 36 pF.

FIGURE 2-1: Input Offset Voltage at $V_{CM} = V_{SS}$.

FIGURE 2-2: Input Offset Voltage Drift at $V_{CM} = V_{SS}$.

FIGURE 2-3: The MCP6541/1R/1U/2/3/4 Comparators Show No Phase Reversal.

FIGURE 2-4: Input Hysteresis Voltage at $V_{CM} = V_{SS}$.

FIGURE 2-5: Input Hysteresis Voltage Linear Temp. Co. (TC_1) at $V_{CM} = V_{SS}$.

FIGURE 2-6: Input Hysteresis Voltage Quadratic Temp. Co. (TC_2) at $V_{CM} = V_{SS}$.

MCP6541/1R/1U/2/3/4

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, $V_{IN}+$ = V_{DD}/2, $V_{IN}-$ = GND, R_L = 100 kΩ to V_{DD}/2, and C_L = 36 pF.


**FIGURE 2-7:** *Input Offset Voltage vs. Ambient Temperature at V_{CM} = V_{SS}.*

**FIGURE 2-8:** *Input Offset Voltage vs. Common-mode Input Voltage at V_{DD} = 1.6V.*

FIGURE 2-9: *Input Offset Voltage vs. Common-mode Input Voltage at V_{DD} = 5.5V.*

FIGURE 2-10: *Input Hysteresis Voltage vs. Ambient Temperature at V_{CM} = V_{SS}.*

FIGURE 2-11: *Input Hysteresis Voltage vs. Common-mode Input Voltage at V_{DD} = 1.6V.*

FIGURE 2-12: *Input Hysteresis Voltage vs. Common-mode Input Voltage at V_{DD} = 5.5V.*

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, $V_{IN}+$ = V_{DD}/2, $V_{IN}-$ = GND, R_L = 100 kΩ to V_{DD}/2, and C_L = 36 pF.


**FIGURE 2-13:** *CMRR, PSRR vs. Ambient Temperature.*

**FIGURE 2-16:** *Input Bias Current, Input Offset Current vs. Common-mode Input Voltage.*

FIGURE 2-14: *Input Bias Current, Input Offset Current vs. Ambient Temperature.*

FIGURE 2-17: *Quiescent Current vs. Power Supply Voltage.*

**FIGURE 2-15:** *Quiescent Current vs. Common-mode Input Voltage at V_{DD} = 1.6V.*

**FIGURE 2-18:** *Quiescent Current vs. Common-mode Input Voltage at V_{DD} = 5.5V.*

MCP6541/1R/1U/2/3/4

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, $V_{IN}+$ = $V_{DD}/2$, $V_{IN}-$ = GND, R_L = 100 kΩ to $V_{DD}/2$, and C_L = 36 pF.


**FIGURE 2-19:** *Supply Current vs. Toggle Frequency.*

FIGURE 2-22: *Output Short Circuit Current Magnitude vs. Power Supply Voltage.*


FIGURE 2-20: *Output Voltage Headroom vs. Output Current at V_{DD} = 1.6V.*

FIGURE 2-23: *Output Voltage Headroom vs. Output Current at V_{DD} = 5.5V.*


FIGURE 2-21: *High-to-Low Propagation Delay.*

FIGURE 2-24: *Low-to-High Propagation Delay.*

© 2019-2020 Microchip Technology Inc.

boilerplate
Downloaded from Arrow.com.

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, $V_{IN}+$ = $V_{DD}/2$, $V_{IN}-$ = GND, R_L = 100 kΩ to $V_{DD}/2$, and C_L = 36 pF.

**FIGURE 2-25:** *Propagation Delay Skew.*

FIGURE 2-28: *Propagation Delay vs. Ambient Temperature.*


FIGURE 2-26: *Propagation Delay vs. Power Supply Voltage.*

**FIGURE 2-29:** *Propagation Delay vs. Input Overdrive.*

FIGURE 2-27: *Propagation Delay vs. Common-mode Input Voltage at V_{DD} = 1.6V.*

FIGURE 2-30: *Propagation Delay vs. Common-mode Input Voltage at V_{DD} = 5.5V.*

MCP6541/1R/1U/2/3/4

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN}+ = V_{DD}/2, V_{IN}– = GND, R_L = 100 kΩ to V_{DD}/2, and C_L = 36 pF.

FIGURE 2-31: *Propagation Delay vs. Load Capacitance.*

FIGURE 2-34: *Chip Select ($\overline{CS}$) Step Response (MCP6543 only).*

FIGURE 2-32: *Supply Current (shoot through current) vs. Chip Select ($\overline{CS}$) Voltage at V_{DD} = 1.6V (MCP6543 only).*

FIGURE 2-35: *Supply Current (shoot through current) vs. Chip Select ($\overline{CS}$) Voltage at V_{DD} = 5.5V (MCP6543 only).*

FIGURE 2-33: *Supply Current (charging current) vs. Chip Select ($\overline{CS}$) pulse at V_{DD} = 1.6V (MCP6543 only).*

FIGURE 2-36: *Supply Current (charging current) vs. Chip Select ($\overline{CS}$) pulse at V_{DD} = 5.5V (MCP6543 only).*

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, $V_{IN}+$ = $V_{DD}/2$, $V_{IN}-$ = GND, R_L = 100 kΩ to $V_{DD}/2$, and C_L = 36 pF.


FIGURE 2-37: *Input Bias Current vs. Input Voltage.*

NOTES:

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

MCP6541 PDIP, SOIC, MSOP	MCP6541 SOT-23-5, SC-70-5	MCP6541R	MCP6541U SOT-23-5 SC-70-5	MCP6542	MCP6543	MCP6544	Symbol	Description
6	1	1	4	1	6	1	OUT, OUTA	Digital Output (comparator A)
2	4	4	3	2	2	2	$V_{IN}-$, $V_{INA}-$	Inverting Input (comparator A)
3	3	3	1	3	3	3	$V_{IN}+$, $V_{INA}+$	Non-inverting Input (comparator A)
7	5	2	5	8	7	4	V_{DD}	Positive Power Supply
—	—	—	—	5	—	5	$V_{INB}+$	Non-inverting Input (comparator B)
—	—	—	—	6	—	6	$V_{INB}-$	Inverting Input (comparator B)
—	—	—	—	7	—	7	OUTB	Digital Output (comparator B)
—	—	—	—	—	—	8	OUTC	Digital Output (comparator C)
—	—	—	—	—	—	9	$V_{INC}-$	Inverting Input (comparator C)
—	—	—	—	—	—	10	$V_{INC}+$	Non-inverting Input (comparator C)
4	2	5	2	4	4	11	V_{SS}	Negative Power Supply
—	—	—	—	—	—	12	$V_{IND}+$	Non-inverting Input (comparator D)
—	—	—	—	—	—	13	$V_{IND}-$	Inverting Input (comparator D)
—	—	—	—	—	—	14	OUTD	Digital Output (comparator D)
—	—	—	—	—	8	—	$\overline{CS}$	Chip Select
1, 5, 8	—	—	—	—	1, 5	—	NC	No Internal Connection

3.1 Analog Inputs

The comparator non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.2 $\overline{CS}$ Digital Input

This is a CMOS, Schmitt-triggered input that places the part into a low-power mode of operation.

3.3 Digital Outputs

The comparator outputs are CMOS, push-pull digital outputs. They are designed to be compatible with CMOS and TTL logic and are capable of driving heavy DC or capacitive loads.

3.4 Power Supply (V_{SS} and V_{DD})

The positive power supply pin (V_{DD}) is 1.6V to 5.5V higher than the negative power supply pin (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD}.

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need a local bypass capacitor (typically 0.01 µF to 0.1 µF) within 2 mm of the V_{DD} pin. These can share a bulk capacitor with nearby analog parts (within 100 mm), but it is not required.

NOTES:

4.0   APPLICATIONS INFORMATION

The MCP6541/1R/1U/2/3/4 family of push-pull output comparators are fabricated on Microchip's state-of-the-art CMOS process. They are suitable for a wide range of applications requiring very low-power consumption.

4.1   Comparator Inputs

4.1.1   PHASE REVERSAL

The MCP6541/1R/1U/2/3/4 comparator family uses CMOS transistors at the input. They are designed to prevent phase inversion when the input pins exceed the supply voltages. Figure 2-3 shows an input voltage exceeding both supplies with no resulting phase inversion.

4.1.2   INPUT VOLTAGE AND CURRENT LIMITS

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors, and to minimize input bias current (IB). The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS}. They also clamp any voltages that go too far above V_{DD}; their breakdown voltage is high enough to allow normal operation, and low enough to bypass ESD events within the specified limits.

FIGURE 4-1:   *Simplified Analog Input ESD Structures.*

In order to prevent damage and/or improper operation of these amplifiers, the circuits they are in must limit the currents (and voltages) at the V_{IN}+ and V_{IN}– pins (see Absolute Maximum Ratings † at the beginning of **Section 1.0 "Electrical Characteristics"**). Figure 4-3 shows the recommended approach to protecting these inputs. The internal ESD diodes prevent the input pins (V_{IN}+ and V_{IN}–) from going too far below ground, and the resistors R_1 and R_2, limit the possible current drawn out of the input pin. Diodes D_1 and D_2 prevent the input pin (V_{IN}+ and V_{IN}–) from going too far above V_{DD}. When implemented as shown, resistors R_1 and R_2 also limit the current through D_1 and D_2.

FIGURE 4-2:   *Protecting the Analog Inputs.*

$$R_1 \geq \frac{V_{SS} - (minimum\ expected\ V_1)}{2\ mA}$$

$$R_2 \geq \frac{V_{SS} - (minimum\ expected\ V_2)}{2\ mA}$$

It is also possible to connect the diodes to the left of the resistors R_1 and R_2. In this case, the currents through the diodes D_1 and D_2 need to be limited by some other mechanism. The resistor then serves as in-rush current limiter; the DC current into the input pins (V_{IN}+ and V_{IN}–) should be very small.

A significant amount of current can flow out of the inputs when the Common-mode voltage (V_{CM}) is below ground (V_{SS}); see Figure 2-37. Applications that are high-impedance may need to limit the usable voltage range.

4.1.3   NORMAL OPERATION

The input stage of this family of devices uses two differential input stages in parallel: one operates at low input voltages and the other at high input voltages. With this topology, the input voltage is 0.3V above V_{DD} and 0.3V below V_{SS}. Therefore, the input offset voltage is measured at both V_{SS} - 0.3V and V_{DD} + 0.3V to ensure proper operation.

The MCP6541/1R/1U/2/3/4 family has internally-set hysteresis that is small enough to maintain input offset accuracy (<7 mV) and large enough to eliminate output chattering caused by the comparator's own input noise voltage (200 μV_{p-p}). Figure 4-3 depicts this behavior.

FIGURE 4-3: *The MCP6541/1R/1U/2/3/4 comparators' internal hysteresis eliminates output chatter caused by input noise voltage.*

4.2 Push-Pull Output

The push-pull output is designed to be compatible with CMOS and TTL logic, while the output transistors are configured to give rail-to-rail output performance. They are driven with circuitry that minimizes any switching current (shoot-through current from supply-to-supply) when the output is transitioned from high-to-low, or from low-to-high (see Figures 2-15, 2-18, and 2-32 — 2-36 for more information).

4.3 MCP6543 Chip Select ($\overline{CS}$)

The MCP6543 is a single comparator with Chip Select ($\overline{CS}$). When $\overline{CS}$ is pulled high, the total current consumption drops to 20 pA (typ.); 1 pA (typ.) flows through the $\overline{CS}$ pin, 1 pA (typ.) flows through the output pin and 18 pA (typ.) flows through the V_{DD} pin, as shown in Figure 1-1. When this happens, the comparator output is put into a high-impedance state. By pulling $\overline{CS}$ low, the comparator is enabled. If the $\overline{CS}$ pin is left floating, the comparator will not operate properly. Figure 1-1 shows the output voltage and supply current response to a $\overline{CS}$ pulse.

The internal $\overline{CS}$ circuitry is designed to minimize glitches when cycling the $\overline{CS}$ pin. This helps conserve power, which is especially important in battery-powered applications.

4.4 Externally Set Hysteresis

Greater flexibility in selecting hysteresis (or input trip points) is achieved by using external resistors.

Input offset voltage (V_{OS}) is the center (average) of the (input-referred) low-high and high-low trip points. Input hysteresis voltage (V_{HYST}) is the difference between the same trip points. Hysteresis reduces output chattering when one input is slowly moving past the other and thus reduces dynamic supply current. It also helps in systems where it is best not to cycle between states too frequently (e.g., air conditioner thermostatic control).

4.4.1 NON-INVERTING CIRCUIT

Figure 4-4 shows a non-inverting circuit for single-supply applications using just two resistors. The resulting hysteresis diagram is shown in Figure 4-5.

FIGURE 4-4: *Noninverting Circuit with Hysteresis for Single-supply.*

FIGURE 4-5: *Hysteresis Diagram for the Noninverting Circuit.*

The trip points for Figures 4-4 and 4-5 are:

EQUATION 4-1:

$$V_{TLH} = V_{REF}\left(1 + \frac{R_I}{R_F}\right) - V_{OL}\left(\frac{R_I}{R_F}\right)$$

$$V_{THL} = V_{REF}\left(1 + \frac{R_I}{R_F}\right) - V_{OH}\left(\frac{R_I}{R_F}\right)$$

V_{TLH} = trip voltage from low-to-high
V_{THL} = trip voltage from high-to-low

4.4.2   INVERTING CIRCUIT

Figure 4-6 shows an inverting circuit for single-supply using three resistors. The resulting hysteresis diagram is shown in Figure 4-7.


FIGURE 4-6:   *Inverting Circuit With Hysteresis.*

FIGURE 4-7:   *Hysteresis Diagram for the Inverting Circuit.*

In order to determine the trip voltages (V_{THL} and V_{TLH}) for the circuit shown in Figure 4-6, R_2 and R_3 can be simplified to the Thevenin equivalent circuit with respect to V_{DD}, as shown in Figure 4-8.

FIGURE 4-8:   *Thevenin Equivalent Circuit.*

Where:

$$R_{23} = \frac{R_2 R_3}{R_2 + R_3}$$

$$V_{23} = \frac{R_3}{R_2 + R_3} \times V_{DD}$$

Using this simplified circuit, the trip voltage can be calculated using the following equation:

EQUATION 4-2:

$$V_{THL} = V_{OH}\left(\frac{R_{23}}{R_{23} + R_F}\right) + V_{23}\left(\frac{R_F}{R_{23} + R_F}\right)$$

$$V_{TLH} = V_{OL}\left(\frac{R_{23}}{R_{23} + R_F}\right) + V_{23}\left(\frac{R_F}{R_{23} + R_F}\right)$$

V_{TLH} = trip voltage from low-to-high

V_{THL} = trip voltage from high-to-low

Figure 2-20 and Figure 2-23 can be used to determine typical values for V_{OH} and V_{OL}.

4.5   Bypass Capacitors

With this family of comparators, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm for good edge rate performance.

4.6   Capacitive Loads

Reasonable capacitive loads (e.g., logic gates) have little impact on propagation delay (see Figure 2-31). The supply current increases with increasing toggle frequency (Figure 2-19), especially with higher capacitive loads.

4.7   Battery Life

In order to maximize battery life in portable applications, use large resistors and small capacitive loads. Avoid toggling the output more than necessary. Do not use Chip Select ($\overline{CS}$) frequently to conserve start-up power. Capacitive loads will draw additional power at start-up.

4.8   PCB Surface Leakage

In applications where low input bias current is critical, PCB (Printed Circuit Board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow. This is greater than the MCP6541/1R/1U/2/3/4 family's bias current at 25°C (1 pA, typ.).

MCP6541/1R/1U/2/3/4

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-9.


FIGURE 4-9: *Example Guard Ring Layout for Inverting Circuit.*

1. Inverting Configuration (Figures 4-6 and 4-9):

   a. Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the comparator (e.g., V_{DD}/2 or ground).

   b. Connect the inverting pin (V_{IN}−) to the input pad without touching the guard ring.

2. Non-inverting Configuration (Figure 4-4):

   a. Connect the non-inverting pin (V_{IN}+) to the input pad without touching the guard ring.

   b. Connect the guard ring to the inverting input pin (V_{IN}−).

4.9   Unused Comparators

An unused amplifier in a quad package (MCP6544) should be configured as shown in Figure 4-10. This circuit prevents the output from toggling and causing crosstalk. It uses the minimum number of components and draws minimal current (see Figure 2-15 and Figure 2-18).


FIGURE 4-10: *Unused Comparators.*

4.10   Typical Applications

4.10.1   PRECISE COMPARATOR

Some applications require higher DC precision. An easy way to solve this problem is to use an amplifier (such as the MCP6041) to gain-up the input signal before it reaches the comparator. Figure 4-11 shows an example of this approach.

FIGURE 4-11: *Precise Inverting Comparator.*

4.10.2   WINDOWED COMPARATOR

Figure 4-12 shows one approach to designing a windowed comparator. The AND gate produces a logic '1' when the input voltage is between V_{RB} and V_{RT} (where $V_{RT} > V_{RB}$).

FIGURE 4-12: *Windowed Comparator.*

4.10.3   ASTABLE MULTIVIBRATOR

A simple astable multivibrator design is shown in Figure 4-13. V_{REF} needs to be between the power supplies (V_{SS} = GND and V_{DD}) to achieve oscillation. The output duty cycle changes with V_{REF}.


FIGURE 4-13: *Astable Multivibrator.*

5.0 PACKAGING INFORMATION

### 5.1 Package Marking Information

5-Lead SC-70 (**MCP6541, MCP6541U**)

Example:

XXNN Front)
YWW (Back)

| Device	I-Temp Code	E-Temp Code
MCP6541T-I/LT	ABNN	**Note 2**
MCP6541UT-I/LT	BANN	**Note 2**

Note 1: I-Temp parts prior to March 2005 are marked "BAN"

**2:** SC-70-5 E-Temp parts not available at this release of this data sheet.

BA25 Front)
146 (Back)

5-Lead SOT-23 **(MCP6541, MCP6541R, MCP6541U)**

Example:

XXNN

Device	I-Temp Code	E-Temp Code
MCP6541	ABNN	GTNN
MCP6541R	AGNN	GUNN
MCP6541U	—	ATNN

Note: Applies to 5-Lead SOT-23

AB25

8-Lead PDIP (300 mil) **(MCP6541, MCP6542, MCP6543, MCP6544)**

Example:

XXXXXXXX
XXXXXNNN
Ⓜ YYWW

MCP6541
I/P256
Ⓜ 1146

OR

MCP6541
E/P(e3)256
Ⓜ 1146

8-Lead SOIC (150 mil) **(MCP6541, MCP6542, MCP6543, MCP6544)**

Example:

XXXXXXXX
XXXXYYWW
Ⓜ NNN

MCP6542
I/SN1146
Ⓜ 256

OR

MCP6541E
SN(e3)1146
Ⓜ 256

Legend:	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Package Marking Information (Continued)

8-Lead MSOP (**MCP6541, MCP6542, MCP6543**)

Example:

XXXXXX
YWWNNN

OR

6543I
146256

6543E
146256

14-Lead PDIP (300 mil) **(MCP6544)**

Example:

XXXXXXXXXXXXX
XXXXXXXXXXXXX
YYWWNNN

MCP6544-I/P
114656

OR

MCP6544E/P(e3)
1146256

OR

MCP6544
I/P (e3)
1146256

14-Lead SOIC (150 mil) **(MCP6544)**

Example:

XXXXXXXXX
XXXXXXXXX
YYWWNNN

MCP6544ISL
1146256

OR

MCP6544
E/SL(e3)
1146256

OR

MCP6544
I/SL(e3)
1146256

© 2019-2020 Microchip Technology Inc.

Package Marking Information (Continued)

14-Lead TSSOP **(MCP6544)**

Example:

```
XXXXXXXX
     YYWW
     NNN
```

MCP6544I
1146
256

OR

MCP6544E
1146
256

5-Lead Plastic Small Outline Transistor (LT) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

SIDE VIEW

END VIEW

Microchip Technology Drawing C04-061-LT Rev E Sheet 1 of 2

© 2019-2020 Microchip Technology Inc.

5-Lead Plastic Small Outline Transistor (LT) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		5	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	-	1.10
Standoff	A1	0.00	-	0.10
Molded Package Thickness	A2	0.80	-	1.00
Overall Length	D		2.00 BSC	
Overall Width	E		2.10 BSC	
Molded Package Width	E1		1.25 BSC	
Terminal Width	b	0.15	-	0.40
Terminal Length	L	0.10	0.20	0.46
Lead Thickness	c	0.08	-	0.26

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M

    BSC: Basic Dimension. Theoretically exact value shown without tolerances.

    REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-061-LT Rev E Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (LT) [SC70]

|	
Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C		2.20	
Contact Pad Width	X			0.45
Contact Pad Length	Y			0.95
Distance Between Pads	G	1.25		
Distance Between Pads	Gx	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
    BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061-LT Rev E

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

0.20 C 2X

D

e1

A

N

D

E/2

E1/2

E1

E

(DATUM D)

(DATUM A-B)

0.15 C D
2X

NOTE 1

1   2

e

B

NX b

0.20(M) C A-B D

TOP VIEW

A

A   A2

0.20 C

A   SEATING PLANE

A
SEE SHEET 2

A1

C

SIDE VIEW

Microchip Technology Drawing C04-091-OT Rev E Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

VIEW A-A
SHEET 1

|	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		5	
Pitch	e		0.95 BSC	
Outside lead pitch	e1		1.90 BSC	
Overall Height	A	0.90	-	1.45
Molded Package Thickness	A2	0.89	-	1.30
Standoff	A1	-	-	0.15
Overall Width	E		2.80 BSC	
Molded Package Width	E1		1.60 BSC	
Overall Length	D		2.90 BSC	
Foot Length	L	0.30	-	0.60
Footprint	L1		0.60 REF	
Foot Angle	ϕ	0°	-	10°
Lead Thickness	c	0.08	-	0.26
Lead Width	b	0.20	-	0.51

Notes:
1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
2. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev E Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	C		2.80	
Contact Pad Width (X5)	X			0.60
Contact Pad Length (X5)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091B [OT]

MCP6541/1R/1U/2/3/4

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

> **Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

SIDE VIEW

END VIEW

Microchip Technology Drawing No. C04-018-P Rev E Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

> **Note:** For the most current package drawings, please see the Microchip Packaging Specification located at
> http://www.microchip.com/packaging

ALTERNATE LEAD DESIGN
(NOTE 5)

DATUM A

DATUM A

b

b

$\frac{e}{2}$

$\frac{e}{2}$

e

e

	Units		INCHES	
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	e		.100 BSC	
Top to Seating Plane	A	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	c	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

SIDE VIEW

VIEW A–A

VIEW C

Microchip Technology Drawing No. C04-057-SN Rev E Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

|	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	e		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1		3.90 BSC	
Overall Length	D		4.90 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev E Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

SILK SCREEN

RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev E

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

| Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

SIDE VIEW

END VIEW

Microchip Technology Drawing C04-111C Sheet 1 of 2

MCP6541/1R/1U/2/3/4

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

DETAIL C

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	e		0.65 BSC	
Overall Height	A	-	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	E		4.90 BSC	
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1		0.95 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.08	-	0.23
Lead Width	b	0.22	-	0.40

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Units		INCHES		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		14	
Pitch	e		.100 BSC	
Top to Seating Plane	A	–	–	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	–	–
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	c	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	–	–	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.
    BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

SIDE VIEW

SEE VIEW C

VIEW A–A

VIEW C

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

|	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		14	
Pitch	e		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1		3.90 BSC	
Overall Length	D		8.65 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.10	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

	Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	C		5.40	
Contact Pad Width (X14)	X			0.60
Contact Pad Length (X14)	Y			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065-SL Rev D

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

D

N

E

E1

NOTE 1

⌓ 0.20 C B A

1   2

e

TOP VIEW

φ

L

(L1)

c

A

D

⌓ 0.10 C B A

SEATING PLANE

C

A2   A

A1

14X   b

⊕ 0.10 Ⓜ C B A

SIDE VIEW

Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

|	Units		MILLIMETERS	
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		14	
Pitch	e		0.65 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	E		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	(L1)		1.00 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.09	-	0.20
Lead Width	b	0.19	-	0.30

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M
    BSC: Basic Dimension. Theoretically exact value shown without tolerances.
    REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

RECOMMENDED LAND PATTERN

	Units		MILLIMETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

APPENDIX A: REVISION HISTORY

Revision K (March 2020)

The following is the list of modifications:

1.   Updated package drawings for the SC-70 package.

Revision J (November 2019)

The following is the list of modifications:

1.   Updated **Section 5.0 "Packaging Information"**.

Revision H (December 2011)

The following is the list of modifications:

1.   Updated Package Types drawings to correctly show the device representation for the SC-70 package.
1.   Updated package's temperatures in the Temperature Characteristics table.
2.   Corrected the marking information table for the 5-Lead SC-70 package (MCP6541 and MCP6541U) in **Section 5.1 "Package Marking Information"**.
3.   Updated package outline drawings in **Section 5.1 "Package Marking Information"** to show all views for each package.
4.   Minor editorial changes.

Revision G (March 2011)

The following is the list of modifications:

1.   Updated the marking information for the 5-Lead SC-70 package in **Section 5.1 "Package Marking Information"**.

Revision F (September 2007)

1.   Corrected polarity of MCP6541U SOT-23-5 pin out diagram on front page.
2.   **Section 5.0 "Packaging Information"**: Updated package outline drawings per MarCom.

Revision E (September 2006)

The following is the list of modifications:

1.   Added MCP6541U pinout for the SOT-23-5 package.
2.   Clarified Absolute Maximum Analog Input Voltage and Current Specifications.
3.   Added applications write-ups on unused comparators.
4.   Added disclaimer to package outline drawings.

Revision D (May 2006)

The following is the list of modifications:

1.   Added E-temp parts.
2.   Changed V_{HYST} temperature specification to linear and quadratic temperature coefficients.
3.   Changed specifications and plots for E-Temp.
4.   Added section **3.0 "Pin Descriptions"**.
5.   Corrected package marking (See **Section 5.1 "Package Marking Information"**).
6.   Added **Appendix A: "Revision History"**.

Revision C (September 2003)

• Undocumented changes.

Revision B (November 2002)

• Undocumented changes.

Revision A (March 2002)

• Original Release of this Document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.   **-X**   **/XX**

Device   Temperature   Package
           Range

Device:	MCP6541:	Single Comparator
	MCP6541T:	Single Comparator (Tape and Reel) (SC-70, SOT-23, SOIC, MSOP)
	MCP6541RT:	Single Comparator (Rotated - Tape and Reel) (SOT-23 only)
	MCP6541UT:	Single Comparator (Tape and Reel) (SC-70, SOT-23; **SOT-23-5 is E-Temp only)**
	MCP6542:	Dual Comparator
	MCP6542T:	Dual Comparator (Tape and Reel for SOIC and MSOP)
	MCP6543:	Single Comparator with C̅S̅
	MCP6543T:	Single Comparator with C̅S̅ (Tape and Reel for SOIC and MSOP)
	MCP6544:	Quad Comparator
	MCP6544T:	Quad Comparator (Tape and Reel for SOIC and TSSOP)

Temperature Range: I = -40°C to +85°C
                    E * = -40°C to +125°C

                   * SC-70-5 E-Temp parts not available at this release of the data sheet.

Package: LT   = Plastic Package (SC-70), 5-lead
                   OT = Plastic Small Outline Transistor (SOT-23), 5-lead
                   MS = Plastic MSOP, 8-lead
                   P   = Plastic DIP (300 mil Body), 8-lead, 14-lead
                   SN = Plastic SOIC (150 mil Body), 8-lead
                   SL = Plastic SOIC (150 mil Body), 14-lead (MCP6544)
                   ST = Plastic TSSOP (4.4mm Body), 14-lead (MCP6544)

Examples:

a) MCP6541T-I/LT: Tape and Reel, Industrial Temperature, 5LD SC-70.
b) MCP6541T-I/OT: Tape and Reel, Industrial Temperature, 5LD SOT-23.
c) MCP6541-I/MS: Tape and Reel, Industrial Temperature, 8LD MSOP.
d) MCP6541-E/P: Extended Temperature, 8LD PDIP.
e) MCP6541-E/SN: Extended Temperature, 8LD SOIC.
f) MCP6541RT-I/OT: Tape and Reel, Industrial Temperature, 5LD SOT23.
g) MCP6541UT-E/LT: Tape and Reel, Industrial Temperature, 5LD SC-70
h) MCP6541UT-E/OT: Tape and Reel, Extended Temperature, 5LD SOT23.

a) MCP6542-I/MS: Industrial Temperature, 8LD MSOP.
b) MCP6542T-I/MS: Tape and Reel, Industrial Temperature, 8LD MSOP.
c) MCP6542-I/P: Industrial Temperature, 8LD PDIP.
d) MCP6542-E/SN: Extended Temperature, 8LD SOIC.

a) MCP6543-I/SN: Industrial Temperature, 8LD SOIC.
b) MCP6543T-I/SN: Tape and Reel, Industrial Temperature, 8LD SOIC.
c) MCP6543-I/P: Industrial Temperature, 8LD PDIP.
d) MCP6543-E/SN: Extended Temperature, 8LD SOIC.

a) MCP6544T-I/SL: Tape and Reel, Industrial Temperature, 14LD SOIC.
b) MCP6544T-E/SL: Tape and Reel, Extended Temperature, 14LD SOIC.
c) MCP6544-I/P: Industrial Temperature, 14LD PDIP.
d) MCP6544T-E/ST: Tape and Reel, Extended Temperature, 14LD TSSOP.

NOTES:

© 2019-2020 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.

- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademarks

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820