#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND	0.5V to +4V
Inputs	
IN+, IN- to GND	0.5V to +4V
IN, EN_ to GND	0.5V to +6V
Outputs	
OUT_+, OUT to GND	0.5V to +4V
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
16-Pin SO (derate 8.7mW/°C above +70°C)	696mW
16-Pin TSSOP (derate 9.4mW/°C above +70°C)	755mW

Storage Temperature Range	65°C to +150°C
Maximum Junction Temperature	+150°C
ESD Protection	
Human Body Model (MAX9169)	
(IN+, IN-, OUT_+, OUT)	≥16kV
Human Body Model (MAX9170)	
(OUT_+, OUT)	≥10kV
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC}=3.0V\ to\ 3.6V,\ R_L=100\Omega\ \pm1\%,\ EN_=high,\ MAX9169$  differential input voltage I  $V_{ID}$  I = 0.05V to 1.2V, LVDS input common-mode voltage  $V_{CM}=I\ V_{ID}/2\ I$  to +2.4V - I  $V_{ID}/2\ I$ ,  $T_A=-40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at  $V_{CC}=3.3V,\ I\ V_{ID}\ I=0.2V,\ V_{CM}=1.25V,\ T_A=+25^{\circ}C$  for MAX9169. Typical values are at  $V_{CC}=3.3V,\ V_{IN}=0$  or  $V_{CC},\ T_A=+25^{\circ}C$  for MAX9170.) (Notes 1 and 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
LVDS INPUTS (IN+, IN-) (MAX9169)							
Differential Input High Threshold	V <sub>TH</sub>			5	50	mV	
Differential Input Low Threshold	V <sub>TL</sub>		-50	-5		mV	
Input Current	las las	V <sub>IN</sub> = 0V, other input open, Figure 1	-2	-11.8	-20	μΑ	
(IN+ or IN-, Single Ended)	I <sub>IN+</sub> , I <sub>IN-</sub>	V <sub>IN</sub> = +2.4V, other input open, Figure 1	-1.2	-3.2			
Power-Off Input Current (IN+ or IN-, Single Ended)	I <sub>INO+</sub> , I <sub>INO-</sub>	$V_{CC} = +1.5V$ , $V_{IN} = +2.4V$ , other input open, Figure 1		3.2	20	μA	
land Order	1 1	0.05V ≤ V <sub>ID</sub> ≤ 0.6V, Figure 1	-15 +15				
Input Current	I <sub>IN+</sub> , I <sub>IN-</sub>	0.6V < V <sub>ID</sub> ≤ 1.2V, Figure 1	-20		+20	μΑ	
David Off Land A Comment	1	$0.05V \le  V_{ID}  \le 0.6V$ , $V_{CC} = 1.5V$ , Figure 1	-15		+15	μΑ	
Power-Off Input Current	I <sub>INO+</sub> , I <sub>INO-</sub>	0.6V < V <sub>ID</sub> ≤ 1.2V, V <sub>CC</sub> = 1.5V, Figure 1	-20		+20		
Fail-Safe Input Resistor	R <sub>IN1</sub>	V <sub>CC</sub> = 3.6V, 0 or open, Figure 1	103	138	190	1.0	
	R <sub>IN2</sub>	V <sub>CC</sub> = 3.6V, 0 or open, Figure 1	154	210	260	kΩ	
Input Capacitance C <sub>IN</sub>		IN+ or IN- to GND (Note 3)		2.2		рF	
+5V TOLERANT LVTTL/LVCMOS	INPUTS (IN	, EN_)					
Input High Voltage	VIH		2.0		5.5	V	
Input Low Voltage	V <sub>IL</sub>		0		0.8	V	
Input Current	lıH	V <sub>IN</sub> = 2V to 5.5V			20	μΑ	
Input Current	I <sub>IL</sub>	V <sub>IN</sub> = 0 to 0.8V			10	] μA	
Input Capacitance (MAX9170) C <sub>IN</sub>		IN to GND (Note 3)		2.2		рF	
LVDS OUTPUTS (OUT_+, OUT)							
Differential Output Voltage	V <sub>OD</sub>	Figures 3, 4, 6, 7	250	350	450	mV	
Change in V <sub>OD</sub> Between Complementary Output States	ΔV <sub>OD</sub>	Figures 3, 4, 6, 7		1.5	25	mV	
Steady-State Output Offset Voltage	Vos	Figures 2, 4, 5, 7, 8, 9	1.125	1.26	1.375	V	

2 \_\_\_\_\_\_ *NIXIN* 

#### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=3.0 \text{V to } 3.6 \text{V}, R_L=100 \Omega \pm 1\%, EN_= \text{high, MAX9169}$  differential input voltage I  $V_{ID}$  I = 0.05V to 1.2V, LVDS input common-mode voltage  $V_{CM}=I$   $V_{ID}/2$  I to +2.4V - I  $V_{ID}/2$  I,  $T_A=-40^{\circ}\text{C}$  to +85°C, unless otherwise noted. Typical values are at  $V_{CC}=3.3 \text{V}$ , I  $V_{ID}$  I = 0.2V,  $V_{CM}=1.25 \text{V}$ ,  $T_A=+25^{\circ}\text{C}$  for MAX9169. Typical values are at  $V_{CC}=3.3 \text{V}$ ,  $V_{IN}=0$  or  $V_{CC}$ ,  $T_A=+25^{\circ}\text{C}$  for MAX9170.) (Notes 1 and 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Change in Vos Between Complementary Output States	ΔV <sub>OS</sub>	Figures 2, 4, 5, 7, 8, 9			1.5	25	mV
Peak-to-Peak Output Offset Voltage	Vos(P-P)	Figures 8, 9 (Note 4)			40	150	mV
Outro AV-liberra	VoH	Figures 3, 4, 6, 7				1.65	V
Output Voltage	V <sub>OL</sub>	Figures 3, 4, 6, 7		0.9			
Fail-Safe Differential Output Voltage (MAX9169)	V <sub>OD+</sub>	IN+, IN- open, undriven and sh undriven and parallel terminate		+250	+350	+450	mV
High-Impedance Output Current	loz	EN_ = low, V <sub>OUT_+</sub> = +3.6V or V <sub>OUT</sub> = +3.6V or 0	EN_ = low, V <sub>OUT_+</sub> = +3.6V or 0, V <sub>OUT</sub> = +3.6V or 0		0.01	+0.5	μΑ
Power-Off Output Current	I <sub>OFF</sub>	V <sub>CC</sub> = +1.5V, V <sub>OUT</sub> + = +3.6V or 0, V <sub>OUT</sub> - = +3.6V or 0		-0.5	0.01	+0.5	μΑ
Output Short-Circuit Current	los	V <sub>ID</sub> = +50mV or -50mV, V <sub>OUT+</sub> = 0 or V <sub>CC</sub> , V <sub>OUT-</sub> = 0 or V <sub>CC</sub>		-10	±5.8	+10	mA
Magnitude of Differential Output Short-Circuit Current	losp	V <sub>ID</sub> = +50mV or -50mV, V <sub>OD</sub> = 0 (Note 5)			5.8	10	mA
Output Capacitance	Co	OUT_+ or OUT to GND (Note 6)			3.6		рF
POWER SUPPLY							
	Icc	DC, $R_L = 100\Omega$ , Figures 10, 13	MAX9169		22	30	
Supply Current			MAX9170		18	25	mA
		315MHz (630Mbps),	MAX9169		43	60	IIIA
		$R_L = 100\Omega$ , Figures 10, 13	MAX9170		41	55	
Disabled Supply Current	looz	$EN_{-} = low \qquad \frac{MAX9169}{MAX9170}$			6.8	8.0	mA
Disabled Supply Culteril	Iccz				4.3	6.4	



#### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC}=3.0V\ to\ 3.6V,\ R_L=100\Omega\ \pm1\%,\ C_L=10pF,\ EN_=high,\ MAX9169$  differential input voltage I  $V_{ID}$  I = 0.15V to 1.2V, LVDS input common-mode voltage  $V_{CM}=I\ V_{ID}/2\ I$  to +2.4V - I  $V_{ID}/2\ I$ ,  $V_{CM}=1.25V$ ,  $V_{CM}=$ 


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Rise Time	t <sub>R</sub>	Figures 10–15		0.6	0.8	1.2	ns	
Fall Time	tF	Figures 10-15		0.6	0.8	1.2	ns	
Added Deterministic Jitter	t <sub>D</sub> J	(Note 9)			110	200	ps	
Added Random Jitter	t <sub>RJ</sub>	(Note 10)			6	8	ps	
Differential Propagation Delay	t	Figures 10, 11, 12, 14	MAX9169	2.2	3.5	4.2		
High to Low	t <sub>PHL</sub>	Figures 10, 11, 13, 14	MAX9170	1.5	2.6	3.2	ns	
Differential Propagation Delay	MAX9169 2.2		3.5	4.2				
Low to High	t <sub>PLH</sub>	Figures 10, 11, 13, 14	MAX9170	1.5	2.6	3.2	ns	
Pulse Skew   tplh - tphl	tskew	Figures 10, 11, 13, 14			40	250	ps	
Pulse Skew   tplH - tpHL	tsk(P)	Figures 10, 12, 13, 15 (Note 11)			40	150	ps	
Channel-to-Channel Skew		MAX9169, Figures 10, 11, 12			25	120		
(Note 12)	tsk(0)	MAX9170, Figures 13, 14, 15			15	100	ps	
Differential Part-to-Part Skew		MAX9169, Figures 10, 11, 12			0.28	1.2		
(Note 13)	tsk(PP)	MAX9170, Figures 13, 14, 15			0.19	1.2	1.2 ns	
Disable Time	tphz	High to high-Z, Figures 16–19			11	15		
Disable Time	tpLZ	Low to high-Z, Figures 16–19			11.8	15	ns	
E T	t <sub>PZH</sub>	High-Z to high, Figures 16–19			2.3	10		
Enable Time	tpzL	High-Z to low, Figures 16–19			5.8	10	ns	

- Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V<sub>TH</sub>, V<sub>TL</sub>, V<sub>ID</sub>, V<sub>OD</sub>, and ΔV<sub>OD</sub>.
- **Note 2:** Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at  $T_A = +25$ °C.
- **Note 3:** Signal generator output for IN+, IN-, or single-ended IN:  $V_{IN} = 0.4 \sin(4E6\pi t) + 0.5$ .
- Note 4: All input pulses are supplied by a generator having the following characteristics: t<sub>R</sub> or t<sub>F</sub> ≤ 1ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ±10ns.
- Note 5: Guaranteed by design and characterization.
- **Note 6:** Signal generator output for OUT+ or OUT-:  $V_{IN} = 0.4 \sin(4E6\pi t) + 0.5$ , EN\_ = low.
- **Note 7:** C<sub>L</sub> includes scope probe and test jig capacitance.
- **Note 8:** Signal generator output for differential inputs IN+, IN- (unless otherwise noted): frequency = 50MHz, 49% to 51% duty cycle,  $R_O = 50\Omega$ ,  $t_R = 1.0$ ns, and  $t_F = 1.0$ ns (0% to 100%). Signal generator output for single-ended input IN (unless otherwise noted): frequency = 50MHz, 49% to 51% duty cycle,  $R_O = 50\Omega$ ,  $V_{IH} = V_{CC}$ ,  $V_{IL} = 0V$ ,  $t_R = 1.0$ ns, and  $t_F = 1.0$ ns (0% to 100%).
- **Note 9:** Signal generator output for MAX9169  $t_{DJ}$ :  $t_{OH} = +1.3V$ ,  $t_{OL} = +1.1V$ , data rate = 630Mbps,  $t_{CO}$  = 1.0ns and  $t_{CO}$  = 1.0ns (0% to 100%). Signal generator output for MAX9170  $t_{DJ}$ :  $t_{OH} = t_{CO}$ ,  $t_{OL} = t_{OC}$ ,  $t_{OL} =$
- **Note 10:** Signal generator output for MAX9169 t<sub>RJ</sub>:  $V_{OH}$  = +1.3V,  $V_{OL}$  = +1.1V, frequency = 315MHz, 50% duty cycle,  $P_{OL}$ 000 duty cycle,  $P_{OL}$ 1000 f<sub>R</sub> = 1.0ns, and  $P_{OL}$ 1000 f<sub>R</sub> = 1.0ns, and  $P_{OL}$ 1000 duty cycle,  $P_{OL}$ 1000 f<sub>R</sub> = 1.0ns, and  $P_{OL}$ 1000 f<sub>R</sub> = 1.0ns, and an expectation f<sub>R</sub> = 1.0ns, and an expectation f<sub>R</sub> = 1.0ns, and an expectation f<sub>R</sub> = 1.0ns, an expectation f
- **Note 11:** Signal generator output for MAX9169  $t_{SK(P)}$ :  $V_{OH} = +1.4V$ ,  $V_{OL} = +1.0V$ ,  $P_{OL} = +1.0V$ ,  $P_{O$
- Note 12: tsk(0) is the magnitude of the time difference between tpLH or tpHL of all drivers of a single device with all of their inputs connected together.
- **Note 13:** tsk(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

\_\_\_ /N/1XI/VI

#### **Typical Operating Characteristics**

 $(V_{CC}=3.3V,\,R_L=100\Omega,\,C_L=10pF,\,|\,V_{ID}\,|=150mV,\,V_{CM}=1.25V,\,f_{IN}=50MHz,\,T_A=+25^{\circ}C,\,unless\,otherwise\,noted.)$ 



MIXIM

### **Pin Description**

PIN			FUNCTION			
MAX9169	MAX9170	NAME	FUNCTION			
1	1	EN1	OUT1+/OUT1- Enable. +5V tolerant LVTTL/LVCMOS input. Set EN1 high to enable OUT1+/OUT1 Set EN1 low to disable OUT1+/OUT1- (high-impedance mode). Integrated pulldown to GND.			
2	2	EN2	OUT2+/OUT2- Enable. +5V tolerant LVTTL/LVCMOS input. Set EN2 high to enable OUT2+/OUT2 Set EN2 low to disable OUT2+/OUT2- (high-impedance mode). Integrated pulldown to GND.			
3	3	EN3	OUT3+/OUT3- Enable. +5V tolerant LVTTL/LVCMOS input. Set EN3 high to enable OUT3+/OUT3 Set EN3 low to disable OUT3+/OUT3- (high-impedance mode). Integrated pulldown to GND.			
4	4	Vcc	Power-Supply Voltage. Bypass with 0.1µF and 0.001µF capacitors to ground.			
5	5	GND	Ground			
6	_	IN+	Noninverting Differential LVDS Input			
7	_	IN-	Inverting Differential LVDS Input			
8	8	EN4	OUT4+/OUT4- Enable. +5V tolerant LVTTL/LVCMOS input. Set EN4 high to enable OUT4+/OUT4 Set EN4 low to disable OUT4+/OUT4- (high-impedance mode). Integrated pulldown to GND.			
9	9	OUT4-	Inverting Differential LVDS Output			
10	10	OUT4+	Noninverting Differential LVDS Output			
11	11	OUT3-	Inverting Differential LVDS Output			
12	12	OUT3+	Noninverting Differential LVDS Output			
13	13	OUT2-	Inverting Differential LVDS Output			
14	14	OUT2+	Noninverting Differential LVDS Output			
15	15	OUT1-	Inverting Differential LVDS Output			
16	16	OUT1+	Noninverting Differential LVDS Output			
_	6	IN	Data Input, 5V Tolerant LVTTL/LVCMOS. Integrated pulldown to GND.			
_	7	N.C.	No Connection			

INPUT	OUTPUT	
$V_{ID} = V_{IN+} - V_{IN-}$	EN_	V <sub>OD</sub>
X	Low or open	High-Z
+50mV	High	High
-50mV	High	Low
Open	High	High
Undriven short	High	High
Undriven parallel terminated	High	High

Table 1. MAX9169 Input/Output Functions Table 2. MAX9170 Input/Output Functions

INF	OUTPUT	
V <sub>IN</sub> EN_		V <sub>OD</sub>
Х	Low or open	High-Z
High	High	High
Low	High	Low
Open	High	Low

MIXIM

#### **Detailed Description**

LVDS is a signaling method for point-to-point and multidrop data communication over a controlled-impedance medium as defined by the ANSI TIA/EIA-644 and IEEE 1596.3 standards. LVDS uses a lower voltage swing than other common standards, achieving higher data rates with reduced power consumption, while reducing EMI emissions and system susceptibility to noise.

The MAX9169/MAX9170 are 630Mbps, four-port repeaters for high-speed, low-power applications. The MAX9169 accepts an LVDS input and has a fail-safe input circuit. The MAX9170 features a +5V tolerant single-ended LVTTL/LVCMOS input. Both devices repeat the input at four LVDS outputs. The MAX9169 detects differential signals as low as 50mV and as high as 1.2V over a IVIDI/2 to 2.4V - IVIDI/2 common-mode range. The MAX9170's +5V tolerant LVTTL/LVCMOS input includes circuitry to hold the decision threshold constant at +1.5V over temperature and supply voltage.

The MAX9169/MAX9170 outputs use a current-steering configuration to generate a 2.5mA to 4.5mA output current. This current-steering approach induces less ground bounce and shoot-through current, enhancing noise margin and system speed performance. The outputs are short-circuit current limited and are high impedance when disabled or when the device is not powered.

The MAX9169/MAX9170 current-steering output requires a resistive load to terminate the signal and complete the transmission loop. Because the devices switch the direction of current flow and not voltage levels, the output voltage swing is determined by the value of the termination resistor multiplied by the output current. With a typical 3.5mA output current, the MAX9169/MAX9170 produce a 350mV output voltage when driving a transmission line terminated with a  $100\Omega$  resistor (3.5mA ×  $100\Omega$  = 350mV). Logic states are determined by the direction of current flow through the termination resistor.

#### Fail-Safe Circuitry

The fail-safe feature of the MAX9169 sets the outputs high when the differential input is:

- Open
- · Undriven and shorted
- · Undriven and terminated

Without a fail-safe circuit, when the input is undriven, noise at the input may switch the outputs and it may appear to the system that data is being sent. Open or undriven terminated input conditions can occur when a cable is disconnected or cut, or when an LVDS driver output is in high impedance. A shorted input can occur because of cable failure.




Figure 1. MAX9169 Input Fail-Safe Circuit

When the input is driven with signals meeting the LVDS standard, the input common-mode voltage is less than V<sub>CC</sub> - 0.3V and the fail-safe circuit is not activated (Figure 1). If the input is open, undriven and shorted, or undriven and parallel terminated, an internal resistor in the fail-safe circuit pulls both the inputs above V<sub>CC</sub> - 0.3V, activating the fail-safe circuit and forcing the outputs high.

### \_Applications Information

#### **Supply Bypassing**

Bypass V<sub>CC</sub> with high-frequency surface-mount ceramic  $0.1\mu F$  and  $0.001\mu F$  capacitors in parallel as close to the device as possible, with the smaller value capacitor closest to the V<sub>CC</sub> pin. Use multiple parallel vias to minimize parasitic inductance.

#### Traces, Cables, and Connectors

The characteristics of differential input and output connections affect the performance of the MAX9169/MAX9170. Use controlled-impedance traces, cables, and connectors with matched characteristic impedance.

Ensure that noise couples as common mode by running the traces of a differential pair close together. Reduce within-pair skew by matching the electrical length of the traces of a differential pair. Excessive skew can result in a degradation of magnetic field cancellation. Maintain a constant distance between traces of a differential pair to avoid discontinuities in differential pair to avoid discontinuities.



tial impedance. Minimize the number of vias to further prevent impedance discontinuities.

Avoid the use of unbalanced cables, such as ribbon cable. Balanced cables, such as twisted pair, offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the LVDS receiver.

#### **Termination**

The MAX9169/MAX9170 LVDS outputs are specified for a 100 $\Omega$  load but can drive 90 $\Omega$  to 132 $\Omega$  to accommo-

date various types of interconnect. The termination resistor at the driven receiver should match the differential characteristic impedance of the interconnect and be located close to the receiver input. Use a  $\pm 1\%$  surface-mount termination resistor.

#### **Board Layout**

A four-layer PC board with separate layers for power, ground, and LVDS signals is recommended. Keep LVTTL/LVCMOS signals separated from the LVDS signals to prevent crosstalk to the LVDS lines.

#### **Test Circuits and Timing Diagrams**




Figure 2. MAX9169 Output Offset Voltage Test Circuit




Figure 3. MAX9169 Differential Output Voltage Test Circuit




Figure 4. MAX9169 Output DC Parameters

### Test Circuits and Timing Diagrams (continued)




Figure 5. MAX9170 Output Offset Voltage Test Circuit




Figure 6. MAX9170 Differential Output Voltage Test Circuit




Figure 7. MAX9170 LVDS Output DC Parameters




Figure 8. MAX9169 Output Offset Voltage Waveforms




Figure 9. MAX9170 Output Offset Voltage Waveforms



### Test Circuits and Timing Diagrams (continued)




Figure 10. MAX9169 Propagation Delay and Transition Time Test Circuit




Figure 11. MAX9169 Propagation Delay and Transition Time Waveforms

12 \_\_\_\_\_\_ **/V**/**X**I/**V** 




Figure 12. MAX9169 Propagation Delay and Transition Time Waveforms, tSK(p)




Figure 13. MAX9170 Propagation Delay and Transition Time Test Circuit

### Test Circuits and Timing Diagrams (continued)




Figure 14. MAX9170 Propagation Delay and Transition Time Waveforms




Figure 15. MAX9170 Propagation Delay and Transition Time Waveforms, tSK(p)

14 \_\_\_\_\_\_ /VIXI/VI




Figure 16. MAX9169 Enable and Disable Time Test Circuit




Figure 17. MAX9170 Enable and Disable Time Test Circuit

### Test Circuits and Timing Diagrams (continued)




Figure 18. MAX9169 Enable and Disable Time Waveforms





Figure 19. MAX9170 Enable and Disable Time Waveforms

### **Pin Configurations**




**Chip Information** 

**TRANSISTOR COUNT: 1187** 

PROCESS: CMOS


#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

\_ 19