# **Contents**

1	Desc	ription	6					
2	Sign	al descriptions 1	10					
	2.1	Address inputs (A0-A17)	10					
	2.2	Data inputs/outputs (DQ0-DQ7)	10					
	2.3	Data inputs/outputs (DQ8-DQ14)	10					
	2.4	Data input/output or address input (DQ15A-1)	10					
	2.5	Chip Enable (E)	10					
	2.6	Output Enable (G)	10					
	2.7	Write Enable (W)	11					
	2.8	Reset/Block Temporary Unprotect (RP)	11					
	2.9	Ready/Busy output (RB)	11					
	2.10	Byte/Word organization select (BYTE)	11					
	2.11	V <sub>CC</sub> supply voltage	12					
	2.12	V <sub>SS</sub> ground	12					
3	Bus operations13							
	3.1	Bus Read	13					
	3.2	Bus Write	13					
	3.3	Output Disable	13					
	3.4	Standby	13					
	3.5	Automatic Standby	14					
	3.6	Special bus operations	14					
		3.6.1 Electronic Signature	14					
		3.6.2 Block Protection and Blocks Unprotection	14					
4	Com	mand interface	16					
	4.1	Read/Reset command	16					
	4.2	Auto Select command	16					
	4.3	Program command	17					
	4.4	Unlock Bypass command	17					
	4.5	Unlock Bypass Program command	17					
2/40			7					

	4.6	Unlock Bypass Reset command	17
	4.7	Chip Erase command	18
	4.8	Block Erase command	18
	4.9	Erase Suspend command	19
	4.10	Erase Resume command	19
	4.11	Read/Reset	20
	4.12	Auto Select	20
	4.13	Program, Unlock Bypass Program, Chip Erase, Block Erase	20
	4.14	Unlock Bypass	21
	4.15	Unlock Bypass Reset	21
	4.16	Erase Suspend	21
	4.17	Erase Resume	21
5	Statu	s Register	22
	5.1	Data Polling Bit (DQ7)	
	5.2	Toggle Bit (DQ6)	22
	5.3	Error Bit (DQ5)	23
	5.4	Erase Timer Bit (DQ3)	23
	5.5	Alternative Toggle Bit (DQ2)	23
6	Maxir	num rating	26
_	D		<b>~</b> =
7	Progr	am and erase times and endurance cycles	27
8	DC ar	nd AC parameters	28
9	Packa	age mechanical	35
10	Part r	numbering	37
A!'-			20
Appendix	KA B	lock address tables	38
Revision	histor	V	39



# List of tables

Table 1.	Signal names	7
Table 2.	Bus operations, BYTE = V <sub>IL</sub>	14
Table 3.	Bus operations. By I E = Viu	15
Table 4.	Commands, 16-bit mode, BYTE = V <sub>IH</sub>	10
Table 5.	Commands, 8-bit mode, BYTE = V <sub>IL</sub>	20
Table 6.	Status Register bits	. 24
Table 7.	Absolute maximum ratings	. 26
Table 8.	Program/ Erase times endurance cycles	. 27
Table 9.	AC measurement conditions	
Table 10.	Capacitance	. 29
Table 11.	DC characteristics	. 30
Table 12.	Read AC characteristics	. 31
Table 13.	Write AC characteristics, Write Enable controlled	. 32
Table 14.	Write AC characteristics, Chip Enable controlled	. 33
Table 15.	Reset/Block Temporary Unprotect AC characteristics	. 34
Table 16.	TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, package mechanical data	. 35
Table 17.	SO44 - 44 lead Plastic Small Outline, 500 mils body width, package mechanical data	. 36
Table 18.	Ordering information scheme	. 37
Table 19.	Top boot block addresses, M29F400BT	. 38
Table 20.	Bottom boot block addresses, M29F400BB	. 38
Table 21	Document revision history	30

# **List of figures**

Figure 1.	Logic diagram	7
Figure 2.	TSOP connections	8
Figure 3.	SO connections	9
Figure 4.	Data polling flowchart	24
Figure 5.	Data toggle flowchart	25
Figure 6.	AC testing input output waveform	28
Figure 7.	AC testing load circuit	29
Figure 8.	Read mode AC waveforms	31
Figure 9.	Write AC waveforms, Write Enable controlled	32
Figure 10.	Write AC waveforms, Chip Enable controlled	33
Figure 11.	Reset/Block Temporary Unprotect AC waveforms	34
Figure 12.	TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, package outline	35
Figure 13	SO44 - 44 lead Plastic Small Outline, 500 mils body width, package outline	36



## 1 Description

The M29F400B is a 4 Mbit (512 Kb x8 or 256 Kb x16) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single 5V supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM. The M29F400B is fully backward compatible with the M29F400.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

The blocks in the memory are asymmetrically arranged, see *Table 19*. and *Table 20*., Block Addresses. The first or last 64 Kbytes have been divided into four additional blocks. The 16 Kbyte Boot Block can be used for small initialization code to start the microprocessor, the two 8 Kbyte Parameter Blocks can be used for parameter storage and the remaining 32 K is a small Main Block where the application may be stored.

Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

The memory is offered in TSOP48 (12 x 20 mm) and SO44 packages and it is supplied with all the bits erased (set to '1').

In order to meet environmental requirements, ST offers the M29F400B in ECOPACK<sup>®</sup> packages.

ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 1. Logic diagram






Table 1. Signal names

A0-A17	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
DQ8-DQ14	Data Inputs/Outputs
DQ15A-1	Data Input/Output or Address Input
Ē	Chip Enable
G	Output Enable
W	Write Enable
RP	Reset/Block Temporary Unprotect
RB̄	Ready/Busy Output
BYTE	Byte/Word Organization Select
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground
NC	Not Connected Internally

Figure 2. TSOP connections







# 2 Signal descriptions

See *Figure 1.*, Logic Diagram, and *Table 1.*, Signal Names, for a brief overview of the signals connected to this device.

### 2.1 Address inputs (A0-A17)

The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine.

#### 2.2 Data inputs/outputs (DQ0-DQ7)

The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the internal state machine.

### 2.3 Data inputs/outputs (DQ8-DQ14)

The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation when  $\overline{\text{BYTE}}$  is High,  $V_{\text{IH}}$ . When  $\overline{\text{BYTE}}$  is Low,  $V_{\text{IL}}$ , these pins are not used and are high impedance. During Bus Write operations the Command Register does not use these bits. When reading the Status Register these bits should be ignored.

# 2.4 Data input/output or address input (DQ15A-1)

When  $\overline{\text{BYTE}}$  is High, V<sub>IH</sub>, this pin behaves as a Data Input/Output pin (as DQ8-DQ14). When  $\overline{\text{BYTE}}$  is Low, V<sub>IL</sub>, this pin behaves as an address pin; DQ15A–1 Low will select the LSB of the Word on the other addresses, DQ15A–1 High will select the MSB. Throughout the text consider references to the Data Input/Output to include this pin when  $\overline{\text{BYTE}}$  is High and references to the Address Inputs to include this pin when  $\overline{\text{BYTE}}$  is Low except when stated explicitly otherwise.

# 2.5 Chip Enable $(\overline{E})$

The Chip Enable,  $\overline{E}$ , activates the memory, allowing Bus Read and Bus Write operations to be performed. When Chip Enable is High,  $V_{IH}$ , all other pins are ignored.

## 2.6 Output Enable (G)

The Output Enable,  $\overline{G}$ , controls the Bus Read operation of the memory.

### 2.7 Write Enable $(\overline{W})$

The Write Enable,  $\overline{W}$ , controls the Bus Write operation of the memory's Command Interface.

## 2.8 Reset/Block Temporary Unprotect (RP)

The Reset/Block Temporary Unprotect pin can be used to apply a Hardware Reset to the memory or to temporarily unprotect all Blocks that have been protected.

A Hardware Reset is achieved by holding Reset/Block Temporary Unprotect Low,  $V_{IL}$ , for at least  $t_{PLPX}$ . After Reset/Block Temporary Unprotect goes High,  $V_{IH}$ , the memory will be ready for Bus Read and Bus Write operations after  $t_{PHEL}$  or  $t_{RHEL}$ , whichever occurs last. See the Ready/Busy Output section, *Table 15.* and *Figure 11.*, Reset/Temporary Unprotect AC Characteristics for more details.

Holding  $\overline{RP}$  at  $V_{ID}$  will temporarily unprotect the protected Blocks in the memory. Program and Erase operations on all blocks will be possible. The transition from  $V_{IH}$  to  $V_{ID}$  must be slower than  $t_{PHPHH}$ .

## 2.9 Ready/Busy output $(R\overline{B})$

The Ready/Busy pin is an open-drain output that can be used to identify when the memory array can be read. Ready/Busy is high-impedance during Read mode, Auto Select mode and Erase Suspend mode.

After a Hardware Reset, Bus Read and Bus Write operations cannot begin until Ready/Busy becomes high-impedance. See *Table 15.* and *Figure 11.*, Reset/Temporary Unprotect AC Characteristics.

During Program or Erase operations Ready/Busy is Low,  $V_{OL}$ . Ready/Busy will remain Low during Read/Reset commands or Hardware Resets until the memory is ready to enter Read mode.

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

# 2.10 Byte/Word organization select (BYTE)

The Byte/Word Organization Select pin is used to switch between the 8-bit and 16-bit Bus modes of the memory. When Byte/Word Organization Select is Low,  $V_{IL}$ , the memory is in 8-bit mode, when it is High,  $V_{IH}$ , the memory is in 16-bit mode.

### 2.11 V<sub>CC</sub> supply voltage

The V<sub>CC</sub> Supply Voltage supplies the power for all operations (Read, Program, Erase etc.).

The Command Interface is disabled when the  $V_{CC}$  Supply Voltage is less than the Lockout Voltage,  $V_{LKO}$ . This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/Erase Controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid.

A 0.1 $\mu$ F capacitor should be connected between the V<sub>CC</sub> Supply Voltage pin and the V<sub>SS</sub> Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations, I<sub>CC4</sub>.

# 2.12 V<sub>SS</sub> ground

The  $V_{SS}$  Ground is the reference for all voltage measurements.

### 3 Bus operations

There are five standard bus operations that control the device. These are Bus Read, Bus Write, Output Disable, Standby and Automatic Standby. See *Table 2.* and *Table 3.*, Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

#### 3.1 Bus Read

Bus Read operations read from the memory cells, or specific registers in the Command Interface. A valid Bus Read operation involves setting the desired address on the Address Inputs, applying a Low signal,  $V_{IL}$ , to Chip Enable and Output Enable and keeping Write Enable High,  $V_{IH}$ . The Data Inputs/Outputs will output the value, see *Figure 8.*, Read Mode AC Waveforms, and *Table 12.*, Read AC Characteristics, for details of when the output becomes valid.

#### 3.2 Bus Write

Bus Write operations write to the Command Interface. A valid Bus Write operation begins by setting the desired address on the Address Inputs. The Address Inputs are latched by the Command Interface on the falling edge of Chip Enable or Write Enable, whichever occurs last. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High,  $V_{IH}$ , during the whole Bus Write operation. See *Figure 9*. and *Figure 10*., Write AC Waveforms, and *Table 13*. and *Table 14*., Write AC Characteristics, for details of the timing requirements.

## 3.3 Output Disable

The Data Inputs/Outputs are in the high impedance state when Output Enable is High, VIH.

## 3.4 Standby

When Chip Enable is High, V<sub>IH</sub>, the Data Inputs/Outputs pins are placed in the high-impedance state and the Supply Current is reduced to the Standby level.

When Chip Enable is at  $V_{IH}$  the Supply Current is reduced to the TTL Standby Supply Current,  $I_{CC2}$ . To further reduce the Supply Current to the CMOS Standby Supply Current,  $I_{CC3}$ , Chip Enable should be held within  $V_{CC} \pm 0.2V$ . For Standby current levels see *Table 11.*, DC Characteristics.

During program or erase operations the memory will continue to use the Program/Erase Supply Current,  $I_{CC4}$ , for Program or Erase operations until the operation completes.

#### 3.5 Automatic Standby

If CMOS levels ( $V_{CC} \pm 0.2V$ ) are used to drive the bus and the bus is inactive for 150ns or more the memory enters Automatic Standby where the internal Supply Current is reduced to the CMOS Standby Supply Current,  $I_{CC3}$ . The Data Inputs/Outputs will still output data if a Bus Read operation is in progress.

#### 3.6 Special bus operations

Additional bus operations can be performed to read the Electronic Signature and also to apply and remove Block Protection. These bus operations are intended for use by programming equipment and are not usually used in applications. They require  $V_{\text{ID}}$  to be applied to some pins.

#### 3.6.1 Electronic Signature

The memory has two codes, the manufacturer code and the device code, that can be read to identify the memory. These codes can be read by applying the signals listed in *Table 2*. and *Table 3*., Bus Operations.

#### 3.6.2 Block Protection and Blocks Unprotection

Each block can be separately protected against accidental Program or Erase. Protected blocks can be unprotected to allow data to be changed.

There are two methods available for protecting and unprotecting the blocks, one for use on programming equipment and the other for in-system use. For further information refer to Application Note AN1122, Applying Protection and Unprotection to M29 Series Flash.

Table 2. Bus operations,  $\overline{BYTE} = V_{II}^{(1)}$ 

Operation	E G		w	Address Inputs	Data Inputs/Outputs		
Operation		G	VV	DQ15A-1, A0-A17	DQ14-DQ8	DQ7-DQ0	
Bus Read	$V_{IL}$	$V_{IL}$	$V_{IH}$	Cell Address	Hi-Z	Data Output	
Bus Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Command Address	Hi-Z	Data Input	
Output Disable	Х	$V_{IH}$	$V_{IH}$	Х	Hi-Z	Hi-Z	
Standby	V <sub>IH</sub>	Х	Х	Х	Hi-Z	Hi-Z	
Read Manufacturer Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$A0 = V_{IL}$ , $A1 = V_{IL}$ , $A9$ = $V_{ID}$ , Others $V_{IL}$ or $V_{IH}$	Hi-Z	20h	
Read Device Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$A0 = V_{IH}, A1 = V_{IL}, A9$ $= V_{ID}, Others V_{IL} or V_{IH}$	Hi-Z	D5h (M29F400BT) D6h (M29F400BB)	

<sup>1.</sup>  $X = V_{IL}$  or  $V_{IH}$ .

Table 3. Bus operations,  $\overline{\text{BYTE}} = V_{\text{IH}}^{(1)}$ 

Operation	Ē	G	w	Address Inputs A0-A17	Data Inputs/Outputs DQ15A-1, DQ14-DQ0
Bus Read	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	Cell Address	Data Output
Bus Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Command Address	Data Input
Output Disable	Х	V <sub>IH</sub>	V <sub>IH</sub>	X	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	Х	Hi-Z
Read Manufacturer Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$A0 = V_{IL}$ , $A1 = V_{IL}$ , $A9 = V_{ID}$ , Others $V_{IL}$ or $V_{IH}$	0020h
Read Device Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$A0 = V_{IH}, A1 = V_{IL}, A9 = V_{ID}, Others V_{IL} or V_{IH}$	00D5h (M29F400BT) 00D6h (M29F400BB)

<sup>1.</sup>  $X = V_{IL}$  or  $V_{IH}$ .

5//

#### 4 Command interface

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. Failure to observe a valid sequence of Bus Write operations will result in the memory returning to Read mode. The long command sequences are imposed to maximize data security.

The address used for the commands changes depending on whether the memory is in 16-bit or 8-bit mode. See either *Table 4.*, or *Table 5.*, depending on the configuration that is being used, for a summary of the commands.

#### 4.1 Read/Reset command

The Read/Reset command returns the memory to its Read mode where it behaves like a ROM or EPROM. It also resets the errors in the Status Register. Either one or three Bus Write operations can be used to issue the Read/Reset command.

If the Read/Reset command is issued during a Block Erase operation or following a Programming or Erase error then the memory will take upto  $10\mu s$  to abort. During the abort period no valid data can be read from the memory. Issuing a Read/Reset command during a Block Erase operation will leave invalid data in the memory.

#### 4.2 Auto Select command

The Auto Select command is used to read the Manufacturer Code, the Device Code and the Block Protection Status. Three consecutive Bus Write operations are required to issue the Auto Select command. Once the Auto Select command is issued the memory remains in Auto Select mode until another command is issued.

From the Auto Select mode the Manufacturer Code can be read using a Bus Read operation with  $A0 = V_{IL}$  and  $A1 = V_{IL}$ . The other address bits may be set to either  $V_{IL}$  or  $V_{IH}$ . The Manufacturer Code for STMicroelectronics is 0020h.

The Device Code can be read using a Bus Read operation with  $A0 = V_{IH}$  and  $A1 = V_{IL}$ . The other address bits may be set to either  $V_{IL}$  or  $V_{IH}$ . The Device Code for the M29F400BT is 00D5h and for the M29F400BB is 00D6h.

The Block Protection Status of each block can be read using a Bus Read operation with A0 =  $V_{IL}$ , A1 =  $V_{IH}$ , and A12-A17 specifying the address of the block. The other address bits may be set to either  $V_{IL}$  or  $V_{IH}$ . If the addressed block is protected then 01h is output on Data Inputs/Outputs DQ0-DQ7, otherwise 00h is output.

#### 4.3 Program command

The Program command can be used to program a value to one address in the memory array at a time. The command requires four Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

If the address falls in a protected block then the Program command is ignored, the data remains unchanged. The Status Register is never read and no error condition is given.

During the program operation the memory will ignore all commands. It is not possible to issue any command to abort or pause the operation. Typical program times are given in *Table 8*.. Bus Read operations during the program operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the program operation has completed the memory will return to the Read mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

Note that the Program command cannot change a bit set at '0' back to '1'. One of the Erase Commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

#### 4.4 Unlock Bypass command

The Unlock Bypass command is used in conjunction with the Unlock Bypass Program command to program the memory. When the access time to the device is long (as with some EPROM programmers) considerable time saving can be made by using these commands. Three Bus Write operations are required to issue the Unlock Bypass command.

Once the Unlock Bypass command has been issued the memory will only accept the Unlock Bypass Program command and the Unlock Bypass Reset command. The memory can be read as if in Read mode.

## 4.5 Unlock Bypass Program command

The Unlock Bypass Program command can be used to program one address in memory at a time. The command requires two Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

The Program operation using the Unlock Bypass Program command behaves identically to the Program operation using the Program command. A protected block cannot be programmed; the operation cannot be aborted and the Status Register is read. Errors must be reset using the Read/Reset command, which leaves the device in Unlock Bypass Mode. See the Program command for details on the behavior.

# 4.6 Unlock Bypass Reset command

The Unlock Bypass Reset command can be used to return to Read/Reset mode from Unlock Bypass Mode. Two Bus Write operations are required to issue the Unlock Bypass Reset command.

#### 4.7 Chip Erase command

The Chip Erase command can be used to erase the entire chip. Six Bus Write operations are required to issue the Chip Erase Command and start the Program/Erase Controller.

If any blocks are protected then these are ignored and all the other blocks are erased. If all of the blocks are protected the Chip Erase operation appears to start but will terminate within about 100µs, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the erase operation the memory will ignore all commands. It is not possible to issue any command to abort the operation. Typical chip erase times are given in *Table 8*.. All Bus Read operations during the Chip Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Chip Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read Mode.

The Chip Erase Command sets all of the bits in unprotected blocks of the memory to '1'. All previous data is lost.

#### 4.8 Block Erase command

The Block Erase command can be used to erase a list of one or more blocks. Six Bus Write operations are required to select the first block in the list. Each additional block in the list can be selected by repeating the sixth Bus Write operation using the address of the additional block. The Block Erase operation starts the Program/Erase Controller about 50µs after the last Bus Write operation. Once the Program/Erase Controller starts it is not possible to select any more blocks. Each additional block must therefore be selected within 50µs of the last block. The 50µs timer restarts when an additional block is selected. The Status Register can be read after the sixth Bus Write operation. See the Status Register for details on how to identify if the Program/Erase Controller has started the Block Erase operation.

If any selected blocks are protected then these are ignored and all the other selected blocks are erased. If all of the selected blocks are protected the Block Erase operation appears to start but will terminate within about 100µs, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the Block Erase operation the memory will ignore all commands except the Erase Suspend and Read/Reset commands. Typical block erase times are given in *Table 8.*. All Bus Read operations during the Block Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Block Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

The Block Erase Command sets all of the bits in the unprotected selected blocks to '1'. All previous data in the selected blocks is lost.

57

#### 4.9 Erase Suspend command

The Erase Suspend Command may be used to temporarily suspend a Block Erase operation and return the memory to Read mode. The command requires one Bus Write operation.

The Program/Erase Controller will suspend within 15µs of the Erase Suspend Command being issued. Once the Program/Erase Controller has stopped the memory will be set to Read mode and the Erase will be suspended. If the Erase Suspend command is issued during the period when the memory is waiting for an additional block (before the Program/Erase Controller starts) then the Erase is suspended immediately and will start immediately when the Erase Resume Command is issued. It will not be possible to select any further blocks for erasure after the Erase Resume.

During Erase Suspend it is possible to Read and Program cells in blocks that are not being erased; both Read and Program operations behave as normal on these blocks. Reading from blocks that are being erased will output the Status Register. It is also possible to enter the Auto Select mode: the memory will behave as in the Auto Select mode on all blocks until a Read/Reset command returns the memory to Erase Suspend mode.

#### 4.10 Erase Resume command

The Erase Resume command must be used to restart the Program/Erase Controller from Erase Suspend. An erase can be suspended and resumed more than once.

**Bus Write operations** Length Command 2nd 3rd 5th 6th 1st 4th Data Addr Data Addr Data Addr Data Addr Addr Data Addr Data 1 Х F0 Read/Reset 3 555 AA 2AA 55 Х F0 AA 2AA 90 Auto Select 3 555 55 555 Program 4 AA 2AA 55 555 ΑO PΑ PD 555 555 AΑ 2AA 555 20 Unlock Bypass 3 55 Unlock Bypass 2 PΑ PD Χ A0 Program Unlock Bypass 2 Χ Х 90 NΩ Reset 2AA Chip Erase 6 555 AA 2AA 55 555 80 555 AA 55 555 10 **Block Erase** 6+ 555 AA 2AA 555 80 555 2AA 55 ΒA 30 55 AA Erase Suspend 1 Х B0 Erase Resume Х 30 1

Table 4. Commands, 16-bit mode,  $\overline{\text{BYTE}} = V_{\text{IH}}$ 

5//

	Length	Bus Write Operations											
Command		1st		2nd		3rd		4th		5th		6th	
	_	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	1	Х	F0										
ineau/neset	3	AAA	AA	555	55	Х	F0						
Auto Select	3	AAA	AA	555	55	AAA	90						
Program	4	AAA	AA	555	55	AAA	A0	PA	PD				
Unlock Bypass	3	AAA	AA	555	55	AAA	20						
Unlock Bypass Program	2	Х	A0	PA	PD								
Unlock Bypass Reset	2	Х	90	Х	00								
Chip Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10
Block Erase	6+	AAA	AA	555	55	AAA	80	AAA	AA	555	55	ВА	30
Erase Suspend	1	Х	В0										
Erase Resume	1	Х	30										

Table 5. Commands, 8-bit mode,  $\overline{\text{BYTE}} = V_{IL}^{(1)(2)}$ 

The Command Interface only uses A–1, A0-A10 and DQ0-DQ7 to verify the commands; A11-A17, DQ8-DQ14 and DQ15 are Don't Care. DQ15A–1 is A–1 when  $\overline{\text{BYTE}}$  is V<sub>IL</sub> or DQ15 when  $\overline{\text{BYTE}}$  is V<sub>IH</sub>.

#### 4.11 Read/Reset

After a Read/Reset command, read the memory as normal until another command is issued.

#### 4.12 Auto Select

After an Auto Select command, read Manufacturer ID, Device ID or Block Protection Status.

## 4.13 Program, Unlock Bypass Program, Chip Erase, Block Erase

After these commands read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode. Add additional Blocks during Block Erase Command with additional Bus Write Operations until Timeout Bit is set.

**577** 

<sup>1.</sup> X = Don't Care, PA = Program Address, PD = Program Data, BA = Any address in the Block.

<sup>2.</sup> All values are in hexadecimal.

### 4.14 Unlock Bypass

After the Unlock Bypass command issue Unlock Bypass Program or Unlock Bypass Reset commands.

### 4.15 Unlock Bypass Reset

After the Unlock Bypass Reset command read the memory as normal until another command is issued.

### 4.16 Erase Suspend

After the Erase Suspend command read non-erasing memory blocks as normal, issue Auto Select and Program commands on non-erasing blocks as normal.

#### 4.17 Erase Resume

After the Erase Resume command the suspended Erase operation resumes, read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode.

### 5 Status Register

Bus Read operations from any address always read the Status Register during Program and Erase operations. It is also read during Erase Suspend when an address within a block being erased is accessed.

The bits in the Status Register are summarized in *Table 6.*, Status Register Bits.

### 5.1 Data Polling Bit (DQ7)

The Data Polling Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Data Polling Bit is output on DQ7 when the Status Register is read.

During Program operations the Data Polling Bit outputs the complement of the bit being programmed to DQ7. After successful completion of the Program operation the memory returns to Read mode and Bus Read operations from the address just programmed output DQ7, not its complement.

During Erase operations the Data Polling Bit outputs '0', the complement of the erased state of DQ7. After successful completion of the Erase operation the memory returns to Read Mode.

In Erase Suspend mode the Data Polling Bit will output a '1' during a Bus Read operation within a block being erased. The Data Polling Bit will change from a '0' to a '1' when the Program/Erase Controller has suspended the Erase operation.

*Figure 4.*, Data Polling Flowchart, gives an example of how to use the Data Polling Bit. A Valid Address is the address being programmed or an address within the block being erased.

# 5.2 Toggle Bit (DQ6)

The Toggle Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Toggle Bit is output on DQ6 when the Status Register is read.

During Program and Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations at any address. After successful completion of the operation the memory returns to Read mode.

During Erase Suspend mode the Toggle Bit will output when addressing a cell within a block being erased. The Toggle Bit will stop toggling when the Program/Erase Controller has suspended the Erase operation.

Figure 5., Data Toggle Flowchart, gives an example of how to use the Data Toggle Bit.

#### 5.3 Error Bit (DQ5)

The Error Bit can be used to identify errors detected by the Program/Erase Controller. The Error Bit is set to '1' when a Program, Block Erase or Chip Erase operation fails to write the correct data to the memory. If the Error Bit is set a Read/Reset command must be issued before other commands are issued. The Error bit is output on DQ5 when the Status Register is read.

Note that the Program command cannot change a bit set at '0' back to '1' and attempting to do so may or may not set DQ5 at '1'. In both cases, a successive Bus Read operation will show the bit is still '0'. One of the Erase commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

### 5.4 Erase Timer Bit (DQ3)

The Erase Timer Bit can be used to identify the start of Program/Erase Controller operation during a Block Erase command. Once the Program/Erase Controller starts erasing the Erase Timer Bit is set to '1'. Before the Program/Erase Controller starts the Erase Timer Bit is set to '0' and additional blocks to be erased may be written to the Command Interface. The Erase Timer Bit is output on DQ3 when the Status Register is read.

### 5.5 Alternative Toggle Bit (DQ2)

The Alternative Toggle Bit can be used to monitor the Program/Erase controller during Erase operations. The Alternative Toggle Bit is output on DQ2 when the Status Register is read.

During Chip Erase and Block Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations from addresses within the blocks being erased. Once the operation completes the memory returns to Read mode.

During Erase Suspend the Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read operations from addresses within the blocks being erased. Bus Read operations to addresses within blocks not being erased will output the memory cell data as if in Read mode.


After an Erase operation that causes the Error Bit to be set the Alternative Toggle Bit can be used to identify which block or blocks have caused the error. The Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read Operations from addresses within blocks that have not erased correctly. The Alternative Toggle Bit does not change if the addressed block has erased correctly.

Table 6. Status Register bits<sup>(1)</sup>

Operation	Address	DQ7	DQ6	DQ5	DQ3	DQ2	R₩
Program	Any Address	DQ7	Toggle	0	_	_	0
Program During Erase Suspend	Any Address	DQ7	Toggle	0	_	-	0
Program Error	Any Address	DQ7	Toggle	1	_	_	0
Chip Erase	Any Address	0	Toggle	0	1	Toggle	0
Block Erase before	Erasing Block	0	Toggle	0	0	Toggle	0
timeout	Non-Erasing Block	0	Toggle	0	0	No Toggle	0
Block Erase	Erasing Block	0	Toggle	0	1	Toggle	0
DIOCK ETase	Non-Erasing Block	0	Toggle	0	1	No Toggle	0
Erase Suspend	Erasing Block	1	No Toggle	0	_	Toggle	1
	Non-Erasing Block	Data read as normal					1
Erase Error	Good Block Address	0	Toggle	1	1	No Toggle	0
Erase Error	Faulty Block Address	0	Toggle	1	1	Toggle	0

<sup>1.</sup> Unspecified data bits should be ignored.

Figure 4. Data polling flowchart






Figure 5. Data toggle flowchart

# 6 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 7. Absolute maximum ratings

Symbol	Parameter	Value	Unit
	Ambient Operating Temperature (Temperature Range Option 1)	0 to 70	°C
T <sub>A</sub>	Ambient Operating Temperature (Temperature Range Option 6)	-40 to 85	°C
	Ambient Operating Temperature (Temperature Range Option 3)	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> <sup>(1)</sup>	Input or Output Voltage	-0.6 to 6	V
V <sub>CC</sub>	Supply Voltage	-0.6 to 6	V
V <sub>ID</sub>	Identification Voltage	-0.6 to 13.5	V

<sup>1.</sup> Minimum Voltage may undershoot to -2V during transition and for less than 20ns during transitions.

# 7 Program and erase times and endurance cycles

The Program and Erase times and the number of Program/ Erase cycles per block are shown in *Table 8*. Exact erase times may change depending on the memory array condition.

Table 8. Program/ Erase times endurance cycles<sup>(1)</sup>

Parameter	Min	Typ <sup>(2)</sup>	Typical after 100k W/E Cycles (2)	Max	Unit
Chip Erase (All bits in the memory set to '0')		1.5	1.5		S
Chip Erase		5	5	20	S
Block Erase (64 Kbytes)		0.6	0.6	4	S
Program (Byte or Word)		8	8	150	μs
Chip Program (Byte by Byte)		4.5	4.5	18	S
Chip Program (Word by Word)		2.3	2.3	9	S
Program/Erase Cycles (per Block)	100,000				cycles

<sup>1.</sup>  $T_A = 0$  to 70°C, -40 to 85°C or -40 to 125°C

<sup>2.</sup>  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ .

# 8 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 9: AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 9. AC measurement conditions

Parameter	M29F400B			
Faranteter	45 / 55	70 / 90		
AC Test Conditions	High Speed	Standard		
Load Capacitance (C <sub>L</sub> )	30pF	100pF		
Input Rise and Fall Times	≤ 10ns	≤ 10ns		
Input Pulse Voltages	0 to 3V	0.45 to 2.4V		
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2.0V		

Figure 6. AC testing input output waveform




Figure 7. AC testing load circuit




Table 10. Capacitance<sup>(1)</sup> (2)

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

<sup>1.</sup>  $T_A = 25 \, ^{\circ}\text{C}$ ,  $f = 1 \, \text{MHz}$ 

<sup>2.</sup> Sampled only, not 100% tested.

Table 11. DC characteristics<sup>(1)</sup>

Symbol	Parameter	Test Condition	Min	Typ <sup>(2)</sup>	Max	Unit
ILI	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$			±1	μΑ
I <sub>LO</sub>	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$			±1	μA
I <sub>CC1</sub>	Supply Current (Read)	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, f = 6MHz$		7	20	mA
I <sub>CC2</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>			1	mA
I <sub>CC3</sub>	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V,$ $\overline{RP} = V_{CC} \pm 0.2V$		30	100	μΑ
I <sub>CC4</sub> <sup>(3)</sup>	Supply Current (Program/Erase)	Program/Erase Controller active			20	mA
$V_{IL}$	Input Low Voltage		-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage		2		V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5.8mA			0.45	V
	Output High Voltage TTL	$I_{OH} = -2.5 \text{mA}$	2.4			V
V <sub>OH</sub>	Output High Voltage CMOS	I <sub>OH</sub> = -100μA	V <sub>CC</sub> -0.4			V
V <sub>ID</sub>	Identification Voltage		11.5		12.5	V
I <sub>ID</sub>	Identification Current	A9 = V <sub>ID</sub>			100	μA
V <sub>LKO</sub> <sup>(3)</sup>	Program/Erase Lockout Supply Voltage		3.2		4.2	V

<sup>1.</sup>  $T_A = 0$  to 70°C, -40 to 85°C or -40 to 125°C

<sup>2.</sup>  $T_A = 25 \, ^{\circ}C$ ,  $V_{CC} = 5V$ .

<sup>3.</sup> Sampled only, not 100% tested.




Figure 8. Read mode AC waveforms

Table 12. Read AC characteristics<sup>(1)</sup>

0	A 14	December	Test		ľ	I Imia		
Symbol	Alt	Parameter	Condit	ion	45	55	70 / 90	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	$\overline{E} = V_{IL},$ $\overline{G} = V_{IL}$	Min	45	55	70	ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL},$ $\overline{G} = V_{IL}$	Max	45	55	70	ns
t <sub>ELQX</sub> <sup>(2)</sup>	t <sub>LZ</sub>	Chip Enable Low to Output Transition	1 (3 - 1/11)		0	0	0	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid $\overline{G} = V_{IL}$ Max		45	55	70	ns	
t <sub>GLQX</sub> <sup>(2)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output $\overline{E} = V_1$		Min	0	0	0	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$	Max	25	30	30	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	Max	15	18	20	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	Max	15	18	20	ns
t <sub>EHQX</sub> t <sub>GHQX</sub> t <sub>AXQX</sub>	t <sub>OH</sub>	Chip Enable, Output Enable or Address Transition to Output Transition			0	0	0	ns
t <sub>ELBL</sub>	t <sub>ELFL</sub>	Chip Enable to BYTE Low or High	or High Max		5	5	5	ns
t <sub>BLQZ</sub>	t <sub>FLQZ</sub>	BYTE Low to Output Hi-Z			15	15	20	ns
t <sub>BHQV</sub>	t <sub>FHQV</sub>	BYTE High to Output Valid		Max	30	30	30	ns

<sup>1.</sup> TA = 0 to  $70^{\circ}C$ , -40 to  $85^{\circ}C$  or -40 to  $125^{\circ}C$ 

<sup>2.</sup> Sampled only, not 100% tested.




Figure 9. Write AC waveforms, Write Enable controlled

Table 13. Write AC characteristics, Write Enable controlled<sup>(1)</sup>

Cymbal	A 14	Doromotor	N	Unit			
Symbol	Alt	Parameter -			55	70 / 90	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	Min	45	55	70	ns
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	Min	0	0	0	ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	Min	40	40	45	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Input Valid to Write Enable High	Min	25	25	30	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	Vrite Enable High to Input Transition Min		0	0	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	Min	0	0	0	ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	Min	20	20	20	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	Min	0	0	0	ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Write Enable Low to Address Transition	Min	40	40	45	ns
t <sub>GHWL</sub>		Output Enable High to Write Enable Low	Min	0	0	0	ns
t <sub>WHGL</sub>	t <sub>OEH</sub>	Vrite Enable High to Output Enable Low Min		0	0	0	ns
t <sub>WHRL</sub> <sup>(2)</sup>	t <sub>BUSY</sub>	Program/Erase Valid to RB Low Max		30	30	30	ns
t <sub>VCHEL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Chip Enable Low	Min	50	50	50	μS

<sup>1.</sup>  $T_A = 0$  to 70 °C, -40 to 85 °C or -40 to 125 °C

5/

<sup>2.</sup> Sampled only, not 100% tested.




Figure 10. Write AC waveforms, Chip Enable controlled

Table 14. Write AC characteristics, Chip Enable controlled<sup>(1)</sup>

Cumbal	A 14	Parameter -			129F400	В	Unit
Symbol	Alt	Parameter		45	55	70 / 90	Unit
t <sub>AVAV</sub>	$t_{WC}$	Address Valid to Next Address Valid	Min	45	55	70	ns
t <sub>WLEL</sub>	t <sub>WS</sub>	Write Enable Low to Chip Enable Low	Min	0	0	0	ns
t <sub>ELEH</sub>	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	Min	40	40	45	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Input Valid to Chip Enable High	Min	25	25	30	ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition	Chip Enable High to Input Transition Min		0	0	ns
t <sub>EHWH</sub>	t <sub>WH</sub>	Chip Enable High to Write Enable High	Chip Enable High to Write Enable High Min		0	0	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable Low	Min	20	20	20	ns
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low	Min	0	0	0	ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Chip Enable Low to Address Transition	Min	40	40	45	ns
t <sub>GHEL</sub>		Output Enable High Chip Enable Low	Min	0	0	0	ns
t <sub>EHGL</sub>	t <sub>OEH</sub>	Chip Enable High to Output Enable Low Min		0	0	0	ns
t <sub>EHRL</sub> (2)	t <sub>BUSY</sub>	Program/Erase Valid to RB Low Max		30	30	30	ns
t <sub>VCHWL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Write Enable Low	Min	50	50	50	μS

<sup>1.</sup>  $T_A = 0$  to 70 °C, -40 to 85 °C or -40 to 125 °C

**577** 

<sup>2.</sup> Sampled only, not 100% tested.




Figure 11. Reset/Block Temporary Unprotect AC waveforms

Table 15. Reset/Block Temporary Unprotect AC characteristics<sup>(1)</sup>


Symbol	Alt	Parameter	N	Unit			
Symbol	Ait	Farameter	45	55	70 / 90	Oilit	
t <sub>PHWL</sub> <sup>(2)</sup> t <sub>PHEL</sub> t <sub>PHGL</sub> <sup>(2)</sup>	t <sub>RH</sub>	RP High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	50	50	50	ns
t <sub>RHWL</sub> <sup>(2)</sup> t <sub>RHEL</sub> <sup>(2)</sup> t <sub>RHGL</sub> <sup>(2)</sup>	t <sub>RB</sub>	RB High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	0	0	0	ns
t <sub>PLPX</sub>	t <sub>RP</sub>	RP Pulse Width	Min	500	500	500	ns
t <sub>PLYH</sub> (2)	t <sub>READY</sub>	RP Low to Read Mode Max		10	10	10	μS
t <sub>PHPHH</sub> <sup>(2)</sup>	t <sub>VIDR</sub>	RP Rise Time to V <sub>ID</sub>	Min	500	500	500	ns

<sup>1.</sup>  $T_A = 0$  to 70 °C, -40 to 85 °C or -40 to 125 °C

<sup>2.</sup> Sampled only, not 100% tested.

# 9 Package mechanical

Figure 12. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, package outline



1. Drawing is not to scale.

Table 16. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, package mechanical data

Symbol		millimeters		inches			
Syllibol	Тур	Min	Max	Тур	Min	Max	
Α			1.200			0.0472	
A1	0.100	0.050	0.150	0.0039	0.0020	0.0059	
A2	1.000	0.950	1.050	0.0394	0.0374	0.0413	
В	0.220	0.170	0.270	0.0087	0.0067	0.0106	
С		0.100	0.210		0.0039	0.0083	
СР			0.100			0.0039	
D1	12.000	11.900	12.100	0.4724	0.4685	0.4764	
E	20.000	19.800	20.200	0.7874	0.7795	0.7953	
E1	18.400	18.300	18.500	0.7244	0.7205	0.7283	
е	0.500	_	_	0.0197	_	-	
L	0.600	0.500	0.700	0.0236	0.0197	0.0276	
L1	0.800			0.0315			
α	3°	0°	5°	3°	0°	5°	

D E1 E A1 L1 SO-F

Figure 13. SO44 - 44 lead Plastic Small Outline, 500 mils body width, package outline


1. Drawing is not to scale.

Table 17. SO44 - 44 lead Plastic Small Outline, 500 mils body width, package mechanical data

		millimeters			inches	es	
Symbol	Тур	Min	Max	Тур	Min	Max	
Α			3.00			0.118	
A1	0.10			0.004			
A2	2.69	2.56	2.79	0.106	0.101	0.110	
b		0.35	0.50		0.014	0.020	
С		0.18	0.28		0.007	0.011	
D	28.50	28.37	28.63	1.122	1.117	1.127	
ddd			0.10			0.004	
Е	16.03	15.77	16.28	0.631	0.621	0.641	
E1	12.60	12.47	12.73	0.496	0.491	0.501	
е	1.27	-	-	0.050	-	_	
L	0.79			0.031			
L1	1.73			0.068			
Θ			8°			8°	
N		44			44		

# 10 Part numbering

Table 18. Ordering information scheme



Blank = Standard Packing

T = Tape & Reel Packing

E = ECOPACK Package, Standard Packing

F = ECOPACK Package, Tape & Reel Packing

Note:

The last two characters of the ordering code may be replaced by a letter code for preprogrammed parts, otherwise devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

# Appendix A Block address tables

Table 19. Top boot block addresses, M29F400BT

#	Size (Kbytes)	Address Range (x8)	Address Range (x16)
10	16	7C000h-7FFFFh	3E000h-3FFFFh
9	8	7A000h-7BFFFh	3D000h-3DFFFh
8	8	78000h-79FFFh	3C000h-3CFFFh
7	32	70000h-77FFFh	38000h-3BFFFh
6	64	60000h-6FFFFh	30000h-37FFFh
5	64	50000h-5FFFFh	28000h-2FFFFh
4	64	40000h-4FFFFh	20000h-27FFFh
3	64	30000h-3FFFFh	18000h-1FFFFh
2	64	20000h-2FFFFh	10000h-17FFFh
1	64	10000h-1FFFFh	08000h-0FFFFh
0	64	00000h-0FFFFh	00000h-07FFFh

Table 20. Bottom boot block addresses, M29F400BB

#	Size (Kbytes)	Address Range (x8)	Address Range (x16)
10	64	70000h-7FFFFh	38000h-3FFFFh
9	64	60000h-6FFFFh	30000h-37FFFh
8	64	50000h-5FFFFh	28000h-2FFFFh
7	64	40000h-4FFFFh	20000h-27FFFh
6	64	30000h-3FFFFh	18000h-1FFFFh
5	64	20000h-2FFFFh	10000h-17FFFh
4	64	10000h-1FFFFh	08000h-0FFFFh
3	32	08000h-0FFFFh	04000h-07FFFh
2	8	06000h-07FFFh	03000h-03FFFh
1	8	04000h-05FFFh	02000h-02FFFh
0	16	00000h-03FFFh	00000h-01FFFh

# **Revision history**

Table 21. Document revision history

Date	Revision	Changes
July 1999		First Issue
09/21/99		Chip Erase Max. specification added ( <i>Table 8</i> .) Block Erase Max. specification added ( <i>Table 8</i> .) Program Max. specification added ( <i>Table 8</i> .) Chip Program Max. specification added ( <i>Table 8</i> .) I <sub>CC1</sub> and I <sub>CC3</sub> Typ. specification added ( <i>Table 11</i> .)
10/04/99		I <sub>CC3</sub> Test Condition change ( <i>Table 11</i> .)
07/28/00	1.1	New document template Document type: from Preliminary Data to Data Sheet Status Register bit DQ5 clarification Data Polling Flowchart diagram change ( <i>Figure 4</i> .) Data Toggle Flowchart diagram change ( <i>Figure 5</i> .)
19-Sep-2005	2.0	Table 18. Ordering Information Scheme: standard package added and ECOPACK version added for both standard package and Tape & Reel packing.  TSOP48 Mechanical Data updated. SO44 525mm width changed to 500mm width.
20-Jul-2006	3	Document converted to new ST template. Small text changes.  Figure 12: TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, package outline updated.
12-Dec-2006	4	Updated Table 18: Ordering information scheme.
22-Mar-2007	5	SO44 package code changed to 'M' in Section : Features .

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

**577**