

# LTM4615

## ABSOLUTE MAXIMUM RATINGS

(Note 1)

### Switching Regulators

$V_{IN1}$ ,  $V_{IN2}$ , PG00D1, PG00D2..... -0.3V to 6V

COMP1, COMP2, RUN/SS1, RUN/SS2

$V_{FB1}$ ,  $V_{FB2}$ , TRACK1, TRACK2 ..... -0.3V to  $V_{IN}$

SW,  $V_{OUT}$  ..... -0.3V to ( $V_{IN} + 0.3V$ )

### Very Low Dropout Regulator

LDO\_IN, PG00D3, EN3..... -0.3V to 6V

LDO\_OUT..... -0.3 to 4V

FB3 ..... -0.3V to (LDO\_IN + 0.3V)

LDO\_OUT Short-Circuit..... Indefinite


Internal Operating Temperature Range

(Notes 2, 5)..... -40°C to 125°C

Junction Temperature ..... 125°C

Storage Temperature Range ..... -55°C to 125°C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TRAY	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE†
LTM4615EV#PBF	LTM4615EV#PBF	LTM4615V	144-Lead (15mm × 15mm × 2.82mm) LGA	-40°C to 125°C
LTM4615IV#PBF	LTM4615IV#PBF	LTM4615V	144-Lead (15mm × 15mm × 2.82mm) LGA	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

This product is only offered in trays. For more information go to: <http://www.linear.com/packaging/>

† See Note 2.

# ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full internal operating temperature range (Note 2), otherwise specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 5\text{V}$ ,  $\text{LDO\_IN} = 1.2\text{V}$  unless otherwise noted. Per Typical Application Figure 12.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Switching Regulator Section: per Channel							
V <sub>IN(DC)</sub>	Input DC Voltage Range		●	2.375	5.5	V	
V <sub>OUT(DC)</sub>	Output DC Voltage Range		●	0.8	5.0	V	
V <sub>OUT(DC)</sub>	Output Voltage	C <sub>IN</sub> = 22μF, C <sub>OUT</sub> = 100μF, R <sub>FB</sub> = 5.76k, V <sub>IN</sub> = 2.375V to 5.5V, I <sub>OUT</sub> = 0A to 4A (Note 6) 0°C ≤ T <sub>J</sub> ≤ 125°C	●	1.460 1.45	1.49 1.49 1.512 1.512	V V	
V <sub>IN(UVLO)</sub>	Undervoltage Lockout Threshold	I <sub>OUT</sub> = 0A		1.6	2	2.3	V
I <sub>INRUSH(VIN)</sub>	Input Inrush Current at Start-Up	I <sub>OUT</sub> = 0A, C <sub>IN</sub> = 22μF, C <sub>OUT</sub> = 100μF, V <sub>OUT</sub> = 1.5V, V <sub>IN</sub> = 5.5V		0.35		A	
I <sub>Q(VIN)</sub>	Input Supply Bias Current	V <sub>IN</sub> = 2.375V, V <sub>OUT</sub> = 1.5V, Switching Continuous V <sub>IN</sub> = 5.5V, V <sub>OUT</sub> = 1.5V, Switching Continuous Shutdown, RUN = 0, V <sub>IN</sub> = 5V		28 45 7	12	mA mA μA	
I <sub>S(VIN)</sub>	Input Supply Current	V <sub>IN</sub> = 2.375V, V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 4A V <sub>IN</sub> = 5.5V, V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 4A		3.2 1.48		A A	
I <sub>OUT(DC)</sub>	Output Continuous Current Range	V <sub>IN</sub> = 5.5V, V <sub>OUT</sub> = 1.5V (Note 6)		0	4	A	
$\frac{\Delta V_{OUT(LOAD + LINE)}}{V_{OUT}}$	Load and Line Regulation Accuracy	V <sub>OUT</sub> = 1.5V, 0A to 4A (Note 6) V <sub>IN</sub> = 2.375V to 5.5V	●	±1.0 ±1.3	±1.30 ±1.6	% %	
V <sub>OUT(AC)</sub>	Output Ripple Voltage	I <sub>OUT</sub> = 0A, C <sub>OUT</sub> = 100μF V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1.5V		12		mV <sub>P-P</sub>	
f <sub>s</sub>	Output Ripple Voltage Frequency	I <sub>OUT</sub> = 4A, V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1.5V		1.25		MHz	
ΔV <sub>OUT(START)</sub>	Turn-On Overshoot	C <sub>OUT</sub> = 100μF, V <sub>OUT</sub> = 1.5V, RUN/SS = 10nF, I <sub>OUT</sub> = 0A V <sub>IN</sub> = 3.3V V <sub>IN</sub> = 5V		20 20		mV mV	
t <sub>START</sub>	Turn-On Time	C <sub>OUT</sub> = 100μF, V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 1A Resistive Load, TRACK = V <sub>IN</sub> and RUN/SS = Float V <sub>IN</sub> = 5V		0.5		ms	
ΔV <sub>OUT(LS)</sub>	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load, C <sub>OUT</sub> = 100μF, V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1.5V		25		mV	
t <sub>SETTLE</sub>	Settling Time for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load, V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1.5V		10		μs	
I <sub>OUT(PK)</sub>	Output Current Limit	C <sub>OUT</sub> = 100μF, V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1.5V		8		A	
V <sub>FB</sub>	Voltage at FB Pin	I <sub>OUT</sub> = 0A, V <sub>OUT</sub> = 1.5V	●	0.790 0.786	0.8 0.8	0.807 0.809	V V
I <sub>FB</sub>				0.2		μA	
V <sub>RUN</sub>	RUN Pin On/Off Threshold			0.6	0.75	0.9	V
I <sub>TRACK</sub>	TRACK Pin Current			0.2		μA	
V <sub>TRACK(OFFSET)</sub>	Offset Voltage	TRACK = 0.4V		30		mV	
V <sub>TRACK(RANGE)</sub>	Tracking Input Range			0	0.8	V	
R <sub>FBHI</sub>	Resistor Between V <sub>OUT</sub> and FB Pins			4.96	4.99	5.02	kΩ
ΔV <sub>PGOOD</sub>	PGOOD Range			±7.5		%	
R <sub>PGOOD</sub>	PGOOD Resistance	Open-Drain Pull-Down		90	150	Ω	

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full internal operating temperature range (Note 2), otherwise specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 5\text{V}$ ,  $\text{LDO\_IN} = 1.2\text{V}$  unless otherwise noted. Per Typical Application Figure 12.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VLDO Section							
V <sub>LDO_IN</sub>	Operating Voltage	(Note 3)	●	1.14		3.5	V
I <sub>IN</sub> (LDO_IN)	Operating Current	I <sub>OUT</sub> = 0mA, V <sub>OUT</sub> = 1V, EN3 = 1.2V			1		mA
I <sub>IN</sub> (SHDN)	Shutdown Current	EN3 = 0V, LDO_IN = 1.5V			0.6	20	μA
V <sub>BOOST3</sub>	BOOST3 Output Voltage	EN3 = 1.2V		4.8	5	5.2	V
V <sub>BOOST3</sub> (UVLO)	Undervoltage Lockout				4.3		V
V <sub>FB3</sub>	FB3 Internal Reference Voltage	1mA ≤ I <sub>OUT</sub> ≤ 1.5A, 1.14V ≤ V <sub>LDO_IN</sub> ≤ 3.5V, BOOST3 = 5V, 1V ≤ V <sub>OUT</sub> ≤ 2.59V	●	0.397 0.395	0.4 0.4	0.404 0.405	V V
V <sub>LDO_OUT</sub>	Output Voltage Range			0.4		2.6	V
V <sub>DO</sub>	Dropout Voltage	V <sub>LDO_IN</sub> = 1.5V, V <sub>FB3</sub> = 0.38V, I <sub>OUT</sub> = 1.5A (Note 4)			100	250	mV
LDO_RHI	LDO Top Feedback Resistor			4.96	4.99	5.02	kΩ
I <sub>OUT</sub>	Output Current	V <sub>EN3</sub> = 1.2V	●	1.5			A
I <sub>LIM</sub>	Output Current Limit	(Note 5)			2.5		A
e <sub>n</sub>	Output Voltage Noise	Frequency = 10Hz to 1MHz, I <sub>LOAD</sub> = 1A			300		μRMS
V <sub>IH_EN3</sub>	EN3 Input High Voltage	1.14V ≤ V <sub>LDO_IN</sub> ≤ 3.5V	●	1			V
V <sub>IL_EN3</sub>	EN3 Input Low Voltage	1.14V ≤ V <sub>LDO_IN</sub> ≤ 3.5V				0.4	V
I <sub>IN_EN3</sub>	EN3 Input Current			−1		1	μA
V <sub>OL_PG00D3</sub>	PGOOD Low Voltage	I <sub>PG00D3</sub> = 2mA			0.1	0.4	V
PGOOD Threshold	Output Threshold Relative to V <sub>FB3</sub>	PGOOD3 High to Low PGOOD3 Low to High		−14 −4	−12 −3	−10 −2	% %

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTM4615 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTM4615E is guaranteed to meet performance specifications over the  $0^\circ\text{C}$  to  $125^\circ\text{C}$  internal operating temperature range. Specifications over the  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4615I is guaranteed to meet specifications over the full internal operating temperature range. Note that the maximum ambient temperature is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

**Note 3:** Minimum operating voltage required for regulation is:

$$V_{\text{IN}} \geq V_{\text{OUT(MIN)}} + V_{\text{DROPOUT}}$$

**Note 4:** Dropout voltage is the minimum input to output differential needed to maintain regulation at a specified output current. In dropout the output voltage will be equal to  $V_{\text{IN}} - V_{\text{DROPOUT}}$ .


**Note 5:** The LTM4615 has overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperatures will exceed  $125^\circ\text{C}$  when overtemperature is activated. Continuous overtemperature activation can impair long-term reliability.

**Note 6:** See output current derating curves for different  $V_{\text{IN}}$ ,  $V_{\text{OUT}}$  and  $T_A$ .


## TYPICAL PERFORMANCE CHARACTERISTICS

### Switching Regulators


Efficiency vs Output Current  
 $V_{IN} = 2.5V$




Efficiency vs Output Current  
 $V_{IN} = 3.3V$




Efficiency vs Output Current  
 $V_{IN} = 5V$




Minimum Input Voltage  
at 4A Load




Load Transient Response




Load Transient Response




Load Transient Response



Load Transient Response




Load Transient Response




## TYPICAL PERFORMANCE CHARACTERISTICS


Start-Up



Start-Up




$V_{FB}$  vs Temperature




4615 G12

Current Limit




4615 G13

Short-Circuit Protection  
1.5V Short, No Load




Short-Circuit Protection  
1.5V Short, 4A Load



4615 G15


## VLDO

$V_{FB3}$  vs Temperature




4615 G16

Dropout Voltage vs Input Voltage



4615 G17


Ripple Rejection




4615 G18

# TYPICAL PERFORMANCE CHARACTERISTICS


### Ripple Rejection




### Output Current Limit




### Delay from Enable to Power Good




### Output Load Transient Response




### IN Supply Transient Response



### BOOST3/OUT Start-Up



### BOOST3 Ripple and Feedthrough to V\_LDO\_OUT



## PIN FUNCTIONS

**V<sub>IN1</sub>, V<sub>IN2</sub> (J1-J5, K1-K5); (C1-C6, D1-D5):** Power Input Pins. Apply input voltage between these pins and GND pins. Recommend placing input decoupling capacitance directly between V<sub>IN</sub> pins and GND pins.

**V<sub>OUT1</sub>, V<sub>OUT2</sub> (K9-K12, L9-L12, M9-M12); (C9-C12, D9-D12, E11-E12):** Power Output Pins. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins. Review Table 4.

**GND1, GND2, (H1, H7-H12, J6-J12, K6-K8 L1, L7-L8, M1-M8); (A1-A12, B1, B7-B12, C7-C8, D6-D8, E1, E8-E10):** Power Ground Pins for Both Input and Output Returns.

**TRACK1, TRACK2 (L3, E3):** Output Voltage Tracking Pins. When the module is configured as a master output, then a soft-start capacitor is placed on the RUN/SS pin to ground to control the master ramp rate, or an external ramp can be applied to the master regulator's track pin to control it. Slave operation is performed by putting a resistor divider from the master output to ground, and connecting the center point of the divider to this pin on the slave regulator. If tracking is not desired, then connect the TRACK pin to V<sub>IN</sub>. Load current must be present for tracking. See the Applications Information section.

**FB1, FB2 (L6, E6):** The Negative Input of the Switching Regulators' Error Amplifier. Internally, these pins are connected to V<sub>OUT</sub> with a 4.99k precision resistor. Different output voltages can be programmed with an additional resistor between the FB and GND pins. Two power modules can current share when this pin is connected in parallel with the adjacent module's FB pin. See the Applications Information section.

**FB3 (F6):** The Negative Input of the LDO Error Amplifier. Internally the pin is connected to LDO\_OUT with a 4.99k resistor. Different output voltages can be programmed with an additional resistor between the FB3 and GND pins. See the Applications Information section.

**COMP1, COMP2 (L5, E5):** Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Two power modules can current share when this pin is connected in parallel with the adjacent module's COMP pin. Each channel has been internally compensated. See the Applications Information section.

**PGOOD1, PGOOD2 (L4, E4):** Output Voltage Power Good Indicator. Open-drain logic output that is pulled to ground when the output voltage is not within  $\pm 7.5\%$  of the regulation point.

**RUN/SS1, RUN/SS2 (L2, E2):** Run Control and Soft-Start Pin. A voltage above 0.8V will turn on the module, and below 0.5V will turn off the module. This pin has a 1M resistor to V<sub>IN</sub> and a 1000pF capacitor to GND. See the Applications Information section for soft-start information.

**SW1, SW2 (H2-H6, B2-B6):** The switching node of the circuit is used for testing purposes. This can be connected to copper on the board for improved thermal performance. SW1 and SW2 must be floating on separate copper planes.

**LDO\_IN (G1-G4):** VLDO Input Power Pins. Place input capacitor close to these pins.

**LDO\_OUT (G9-G12):** VLDO Output Power Pins. Place output capacitor close to these pins. Minimum 1mA load is necessary for proper output voltage accuracy.

**BOOST3 (E7):** Boost Supply for Driving the Internal VLDO NMOS Into Full Enhancement. The pin is use for testing the internal boost converter. The output is typically 5V.

**GND3 (F1-F5, F7, F9-F12, G6-G8):** The power ground pins for both input and output returns for the internal VLDO.

**PGOOD3 (G5):** VLDO Power Good Pin.

**EN3 (F8):** VLDO Enable Pin.



## SIMPLIFIED BLOCK DIAGRAM




Figure 1. Simplified LTM4615 Block Diagram of Each Switching Regulator Channel and the VLDO

DECOUPLING REQUIREMENTS  $T_A = 25^\circ\text{C}$ . Use Figure 1 configuration for each channel.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$C_{IN}$	External Input Capacitor Requirement ( $V_{IN} = 2.375\text{V}$ to $5.5\text{V}$ , $V_{OUT} = 1.5\text{V}$ )	$I_{OUT} = 4\text{A}$	22			$\mu\text{F}$
$C_{OUT}$	External Output Capacitor Requirement ( $V_{IN} = 2.375\text{V}$ to $5.5\text{V}$ , $V_{OUT} = 1.5\text{V}$ )	$I_{OUT} = 4\text{A}$	66	100		$\mu\text{F}$
LDO_IN	LDO Input Capacitance	$I_{OUT} = 1\text{A}$	4.7	10		$\mu\text{F}$
LDO_OUT	LDO Output Capacitance	$I_{OUT} = 1\text{A}$	10			$\mu\text{F}$



## OPERATION

### LTM4615 POWER MODULE DESCRIPTION

#### Dual Switching Regulator Section

The LTM4615 is a standalone dual nonisolated switching mode DC/DC power supply with an additional onboard 1.5A VLDO. It can deliver up to 4A of DC output current for each channel with few external input and output capacitors. This module provides two precisely regulated output voltages programmable via one external resistor for each channel from 0.8V DC to 5V DC over a 2.375V to 5.5V input voltage range. The VLDO is an independent 1.5A linear regulator that can be powered from either switching converter. The typical application schematic is shown in Figure 12.

The LTM4615 has two integrated constant frequency current mode regulators, with built-in power MOSFETs with fast switching speed. The typical switching frequency is 1.25MHz. With current mode control and internal feedback loop compensation, these switching regulators have sufficient stability margins and good transient performance under a wide range of operating conditions, and with a wide range of output capacitors, even all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limit. Besides, current limiting is provided in an overcurrent condition with thermal shutdown. In addition, internal overvoltage and undervoltage comparators pull the open-drain PGOOD outputs low if the particular output feedback voltage exits a  $\pm 7.5\%$  window around the regulation point. Furthermore, in an overvoltage condition, internal top FET, M1, is turned off and bottom FET, M2, is turned on and held on until the overvoltage condition clears, or current limit is exceeded.

Pulling each specific RUN/SS pin below 0.8V forces the specific regulator controller into its shutdown state, turning off both M1 and M2 for each power stage. At low load current, each regulator works in continuous current mode by default to achieve minimum output voltage ripple.

The TRACK pins are used for power supply tracking for each specific regulator. See the Applications Information section.

The LTM4615 is internally compensated to be stable over the operating conditions. Table 4 provides a guideline for input and output capacitance for several operating conditions. The LTpowerCAD™ Design Tool is provided for transient and stability analysis.

The FB pins are used to program the specific output voltage with a single resistor to ground.

#### VLDO Section

The VLDO (very low dropout) linear regulator operates from a 1.14V to 3.5V input. The VLDO uses an internal NMOS transistor as the pass device in a source-follower configuration. The BOOST3 pin is the output of an internal boost converter that supplies the higher supply drive to the pass device for low dropout enhancement. The internal boost converter operates on very low current, thus optimizing high efficiency for the VLDO in close to dropout operation.

An undervoltage lockout comparator on the LDO ensures that the boost voltage is greater than 4.2V before enabling the LDO, otherwise the LDO is disabled.

The LDO provides a high accuracy output capable of supply 1.5A of output current with a typical drop out of 100mV. A single ceramic 10 $\mu$ F capacitor is all that is required for output capacitor bypassing. A low reference voltage allows the VLDO to have lower output voltages than the commonly available LDO.

The device also includes current limit and thermal overload protection. The NMOS follower architecture has fast transient response without the traditional high drive currents in dropout. The VLDO includes a soft-start feature to prevent excessive current on the input during start-up. When the VLDO is enabled, the soft-start circuitry gradually increases the reference voltage from 0V to 0.4V over a period of approximately 200 $\mu$ s.

## APPLICATIONS INFORMATION

### Dual Switching Regulator

The typical LTM4615 application circuit is shown in Figure 12. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 4 for specific external capacitor requirements for a particular application.

### V<sub>IN</sub> to V<sub>OUT</sub> Step-Down Ratios

There are restrictions in the maximum V<sub>IN</sub> to V<sub>OUT</sub> step-down ratio that can be achieved for a given input voltage on the two switching regulators. The LTM4615 is 100% duty cycle, but the V<sub>IN</sub> to V<sub>OUT</sub> minimum dropout will be a function the load current. A typical 0.5V minimum is sufficient.

### Output Voltage Programming

Each regulator channel has an internal 0.8V reference voltage. As shown in the block diagram, a 4.99k internal feedback resistor connects the V<sub>OUT</sub> and FB pins together. The output voltage will default to 0.8V with no feedback resistor. Adding a resistor R<sub>FB</sub> from the FB pin to GND programs the output voltage:

$$V_{OUT} = 0.8V \cdot \frac{4.99k + R_{FB}}{R_{FB}}$$

or equivalently,

$$R_{FB} = \frac{4.99k}{\frac{V_{OUT}}{0.8V} - 1}$$

**Table 1. FB Resistor Table vs Various Output Voltages**

V <sub>OUT</sub>	0.8V	1.2V	1.5V	1.8V	2.5V	3.3V
FB	Open	10k	5.76k	3.92k	2.37k	1.62k

### Input Capacitors

The LTM4615 module should be connected to a low AC impedance DC source. One 4.7μF ceramic capacitor is included inside the module for each regulator channel. Additional input capacitors are needed if a large load step is required, up to the full 4A level, and for RMS ripple

current requirements. A 47μF bulk capacitor can be used for more input capacitance. This 47μF capacitor is only needed if the input source impedance is compromised by long inductive leads or traces. The bulk capacitor can be a switcher-rated aluminum electrolytic OS-CON capacitor.

For a buck converter, the switching duty cycle can be estimated as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Without considering the inductor ripple current, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta\%} \cdot \sqrt{D \cdot (1-D)}$$

In the above equation, η% is the estimated efficiency of the power module. If a low inductance plane is used to power the device, then no input capacitance is required. The internal 4.7μF ceramics on each channel input are typically rated for 1A of RMS ripple current up to 85°C operation. The worse-case ripple current for the 4A maximum current is 2A or less. An additional 10μF or 22μF ceramic capacitor can be used to supplement the internal capacitor with an additional 1A to 2A ripple current rating.

### Output Capacitors

The LTM4615 switchers are designed for low output voltage ripple on each channel. The bulk output capacitors are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. The output capacitors can be a low ESR tantalum capacitor, low ESR polymer capacitor or ceramic capacitor. The typical output capacitance range is 66μF to 100μF. Additional output filtering may be required by the system designer if further reduction of output ripple or dynamic transient spikes is required. Table 4 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 2A/μs transient. The table optimizes total equivalent ESR and total bulk capacitance to maximize transient performance.



## APPLICATIONS INFORMATION

TRACK1 is the track ramp applied to the slave's track pin. TRACK1 applies the track reference for the slave output up to the point of the programmed value at which TRACK1 proceeds beyond the 0.8V reference value. The TRACK1 pin must go beyond the 0.8V to ensure the slave output has reached its final value.

Ratiometric tracking can be achieved by a few simple calculations and the slew rate value applied to the master's TRACK pin. As mentioned above, the TRACK pin has a control range from 0V to 0.8V. The control ramp slew rate applied to the master's TRACK pin is directly equal to the master's output slew rate in Volts/Time.

The equation:

$$\frac{MR}{SR} \cdot 4.99k = R_{TB}$$

where MR is the master's output slew rate and SR is the slave's output slew rate in Volts/Time. When coincident tracking is desired, then MR and SR are equal, thus  $R_{TB}$  is equal to 4.99k.  $R_{TA}$  is derived from equation:

$$R_{TA} = \frac{0.8V}{\frac{V_{FB}}{4.99k} + \frac{V_{FB} - V_{TRACK}}{R_{TB}}}$$

where  $V_{FB}$  is the feedback voltage reference of the regulator, and  $V_{TRACK}$  is 0.8V. Since  $R_{TB}$  is equal to the 4.99k top feedback resistor of the slave regulator in equal slew rate or coincident tracking, then  $R_{TA}$  is equal to  $R_{FB}$  with  $V_{FB} = V_{TRACK}$ . Therefore  $R_{TB} = 4.99k$  and  $R_{TA} = 10k$  in Figure 2.




Figure 3. Output Voltage Coincident Tracking

Figure 3 shows the output voltage tracking waveform for coincident tracking.

In ratiometric tracking, a different slew rate may be desired for the slave regulator.  $R_{TB}$  can be solved for when SR is slower than MR. Make sure that the slave supply slew rate is chosen to be fast enough so that the slave output voltage will reach its final value before the master output.

For example,  $MR = 2.5V/ms$  and  $SR = 1.8V/1ms$ . Then  $R_{TB} = 6.98k$ . Solve for  $R_{TA}$  to equal to 3.24k. The master output must be greater than the slave output for the tracking to work. Output load current must be present for tracking to operate properly during power-down.

### Power Good

PGOOD1 and PGOOD2 are open-drain pins that can be used to monitor valid output voltage regulation. These pins monitor a  $\pm 7.5\%$  window around the regulation point. If the output is disabled, the respective pin will go low.

### COMP Pin

This pin is the external compensation pin. The module has already been internally compensated for all output voltages. Table 4 is provided for most application requirements. The LTpowerCAD Design Tool is provided for other control loop optimization. The COMP pins must be tied together in parallel operation.

### Parallel Switching Regulator Operation

The LTM4615 switching regulators are inherently current mode control. Paralleling will have very good current sharing. This will balance the thermals on the design. Figure 13 shows a schematic of a parallel design. The voltage feedback equation changes with the variable N as channels are paralleled.

The equation:

$$V_{OUT} = 0.8V \cdot \frac{\frac{4.99k}{N} + R_{FB}}{R_{FB}}$$

N is the number of paralleled channels.

## APPLICATIONS INFORMATION

### VLDO SECTION

#### Adjustable Output Voltage

The output voltage is set by the ratio of two resistors. A 4.99k resistor is built onboard the module from LDO\_OUT to FB3. An additional resistor ( $R_{FBLDO}$ ) is required from FB3 to GND3 to set the output voltage over a range of 0.4V to 2.6V. Minimum output current of 1mA is required for full output voltage range.

The equation:

$$V_{LDO\_OUT} = 0.4V \cdot \frac{4.99k + R_{FBLDO}}{R_{FBLDO}}$$

or equivalently,

$$R_{FBLDO} = \frac{4.99k}{\frac{V_{LDO\_OUT}}{0.4V} - 1}$$

#### Power Good Operation

The VLDO includes an open-drain power good (PGOOD3) pin with hysteresis. If the VLDO is in shutdown or under UVLO conditions ( $BOOST3 < 4.2V$ ), then PGOOD3 is low impedance to ground. PGOOD3 becomes high impedance when the VLDO output voltage rises to 93% of its regulated voltage. PGOOD3 stays high impedance until the output voltage falls to 91% of its regulated voltage. A pull-up resistor can be inserted between the PGOOD3 pin and a positive logic supply such as the VLDO output or  $V_{IN}$ . LDO\_IN should be at least 1.14V or greater for power good to operate properly.

#### Output Capacitance and Transient Response

The VLDO is designed to be stable with a wide range of ceramic output capacitors. The ESR of the output capacitors affects stability, especially smaller value capacitors. An output capacitor of 10 $\mu$ F or greater with an ESR of 0.05 $\Omega$  or less is recommended to ensure stability. Larger value capacitors can be used to reduce the transient deviations under load changes. Bypass capacitors that are used at the load device can also increase the effective output capacitance. High ESR tantalum or electrolytic bulk ca-

pacitance can be used, but a ceramic capacitor must be used in parallel at the output.

Extra consideration should be given to the use of ceramic capacitors related to dielectrics, temperature and DC bias effects on the capacitor. The VLDO requires a minimum 10 $\mu$ F value. The X7R and X5R dielectrics are more stable with DC bias and temperature, thus more preferred.

#### Short-Circuit/Thermal Protection

The VLDO has built-in short-circuit current limiting of ~3A as well as overtemperature protection. During short-circuit conditions the device is in control to 3A, and as the internal temperature rises to approximately 150°C, then the internal boost and LDO are shut down until the internal temperature drops back to 140°C. The device will cycle in and out of this mode with no latchup or damage. Long term over stress in this condition can degrade the device over time.

#### Reverse Current Protection

The VLDO features reverse current protection to limit current draw from any supplementary power source at the output. Figure 4 shows the reverse input current limit versus input voltage for a nominal  $V_{LDO\_OUT}$  setpoint of 1.5V. Note: Positive input current represents current flowing into the LDO\_IN pin. With LDO\_OUT held at or below the output regulation voltage and LDO\_IN varied, input current flow will follow the Figure 4 curve. Input reverse current ramps up to 16 $\mu$ A as LDO\_IN approaches LDO\_OUT.




Figure 4. Reverse Current Limit for VLDO



## APPLICATIONS INFORMATION

Reverse input current will spike up as LDO\_IN gets to within about 30mV of LDO\_OUT as reverse current protection circuitry is disabled and normal operation resumes. As LDO\_IN transitions above LDO\_OUT the reverse current transitions into short circuit current as long as LDO\_OUT is held below the regulation voltage.

### Thermal Considerations and Output Current Derating

The power loss curves in Figures 5 and 6 can be used in coordination with the load current derating curves in Figures 7 to 10 for calculating an approximate  $\theta_{JA}$  thermal resistance for the LTM4615 with various heat sinking and airflow conditions. Both of the LTM4615 outputs are at full 4A load current, and the power loss curves in Figures 5 and 6 are combined power losses plotted for both output voltages up to 4A each. The VLDO regulator is set to have a power dissipation of 0.5W since it is generally used with dropout voltages of 0.5V or less. For example: 1.2V to 1V, 1.5V to 1V, 1.5V to 1.2V and 1.8V to 1.5V. Other dropout voltages can be supported at VLDO maximum load, but further thermal analysis will be required for the VLDO. The 4A output voltages are 1.2V and 3.3V. These voltages are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow. The junctions are maintained at  $\sim 120^{\circ}\text{C}$

while lowering output current or power with increasing ambient temperature. The  $120^{\circ}\text{C}$  value is chosen to allow for a  $5^{\circ}\text{C}$  margin window relative to the maximum  $125^{\circ}\text{C}$  limit. The decreased output current will decrease the internal module loss as ambient temperature is increased. The power loss curves in Figures 5 and 6 show this amount of power loss as a function of load current that is specified for both channels. The monitored junction temperature of  $120^{\circ}\text{C}$  minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example, in Figure 7 the load current is derated to 3A for each channel with 0LFM at  $\sim 90^{\circ}\text{C}$  and the power loss for both channels at 5V to 1.2V at 3A output is  $\sim 1.4\text{W}$ . Add the VLDO power loss of 0.5W to equal 1.9W. If the  $90^{\circ}\text{C}$  ambient temperature is subtracted from the  $120^{\circ}\text{C}$  maximum junction temperature, then the difference of  $30^{\circ}\text{C}$  divided by 1.9W equals a  $15.7^{\circ}\text{C/W}$  thermal resistance. Table 2 specifies a  $15^{\circ}\text{C/W}$  value which is very close. Table 2 and Table 3 provide equivalent thermal resistances for 1.2V and 3.3V outputs with and without air flow and heat sinking. The combined power loss for the two 4A outputs plus the VLDO power loss can be summed together and multiplied by the thermal resistance values in Tables 2 and 3 for module temperature rise under the specified conditions. The printed circuit board is a 1.6mm thick four layer board with two ounce copper for the two outer layers and 1 ounce copper for the two inner layers. The PCB dimensions are  $95\text{mm} \times 76\text{mm}$ . The BGA heat sinks are listed below Table 3. The data sheet lists the  $\theta_{JC}$  (Junction to Case) thermal resistances under the Pin Configuration diagram.




Figure 5. 1.2V Power Loss




Figure 6. 3.3V Power Loss

APPLICATIONS INFORMATION




Figure 7. 1.2V No Heat Sink




Figure 8. 1.2V Heat Sink




Figure 9. 3.3V No Heat Sink




Figure 10. 3.3V Heat Sink



## APPLICATIONS INFORMATION

**Table 2. 1.2V Output**

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 7	5	Figure 5	0	None	15
Figure 7	5	Figure 5	200	None	12
Figure 7	5	Figure 5	400	None	10
Figure 8	5	Figure 5	0	BGA Heat Sink	14
Figure 8	5	Figure 5	200	BGA Heat Sink	9
Figure 8	5	Figure 5	400	BGA Heat Sink	8

**Table 3. 3.3V Output**

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 9	5	Figure 6	0	None	15
Figure 9	5	Figure 6	200	None	12
Figure 9	5	Figure 6	400	None	10
Figure 10	5	Figure 6	0	BGA Heat Sink	14
Figure 10	5	Figure 6	200	BGA Heat Sink	9
Figure 10	5	Figure 6	400	BGA Heat Sink	8

HEAT SINK MANUFACTURER	PART NUMBER	WEBSITE
Aavid	375424B00034G	www.aavid.com
Cool Innovations	4-050503P to 4-050508P	www.coolinnovations.com

## APPLICATIONS INFORMATION

### Safety Considerations

The LTM4615 modules do not provide galvanic isolation from  $V_{IN}$  to  $V_{OUT}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

### Layout Checklist/Example

The high integration of LTM4615 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current path, including  $V_{IN}$ , GND and  $V_{OUT}$ . It helps to minimize the PCB conduction loss and thermal stress.

- Place high frequency ceramic input and output capacitors next to the  $V_{IN}$ , GND and  $V_{OUT}$  pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between the top layer and other power layers.
- Do not put via directly on pads unless the via is capped.

Figure 11 gives a good example of the recommended layout.





Figure 11. Recommended PCB Layout

## APPLICATIONS INFORMATION



**Figure 12. Typical 3V to 5.5V<sub>IN</sub>, 1.5V and 1.2V at 4A and 1V at 1A Design**

**Table 4. Output Voltage Response vs Component Matrix (Refer to Figure 12) 0A to 2.5A Load Step Typical Measured Values**

C <sub>OUT1</sub> AND C <sub>OUT2</sub> CERAMIC VENDORS	VALUE	PART NUMBER	C <sub>OUT1</sub> AND C <sub>OUT2</sub> BULK VENDORS	VALUE	PART NUMBER
TDK	22μF 6.3V	C3216X7SOJ226M	Sanyo POSCAP	150μF 10V	10TPD150M
Murata	22μF 16V	GRM31CR61C226KE15L	Sanyo POSCAP	220μF 4V	4TPE220MF
TDK	100μF 6.3V	C4532X5R0J107MZ	C <sub>IN</sub> BULK VENDORS	VALUE	PART NUMBER
Murata	100μF 6.3V	GRM32ER60J107M	Sanyo POSCAP	100μF 10V	10CE100FH

V <sub>OUT</sub> (V)	C <sub>IN</sub> (CERAMIC)	C <sub>IN</sub> (BULK) *	C <sub>OUT1</sub> AND C <sub>OUT2</sub> (CER) EACH	C <sub>OUT1</sub> AND C <sub>OUT2</sub> (POSCAP) EACH	I <sub>TH</sub>	V <sub>IN</sub> (V)	DROOP (mV)	PEAK-TO-PEAK DEVIATION	RECOVERY TIME (μs)	LOAD STEP (A/μs)	R <sub>FB</sub> (kΩ)
1.2	10μF ×2	100μF	100μF, 22μF ×2	None	None	5	33	68	11	2.5	10
1.2	10μF ×2	100μF	22μF ×1	220μF	None	5	25	50	9	2.5	10
1.2	10μF ×2	100μF	100μF, 22μF ×2	None	None	3.3	33	68	8	2.5	10
1.2	10μF ×2	100μF	22μF ×1	220μF	None	3.3	25	50	10	2.5	10
1.5	10μF ×2	100μF	100μF, 22μF ×2	None	None	5	30	60	11	2.5	5.76
1.5	10μF ×2	100μF	22μF ×1	220μF	None	5	28	60	11	2.5	5.76
1.5	10μF ×2	100μF	100μF, 22μF ×2	None	None	3.3	30	60	10	2.5	5.76
1.5	10μF ×2	100μF	22μF ×1	220μF	None	3.3	27	56	10	2.5	5.76
1.8	10μF ×2	100μF	100μF, 22μF ×2	None	None	5	34	68	12	2.5	3.92
1.8	10μF ×2	100μF	22μF ×1	220μF	None	5	30	60	12	2.5	3.92
1.8	10μF ×2	100μF	22μF ×1	220μF	None	3.3	30	60	12	2.5	3.92
2.5	10μF ×2	None	22μF ×1	None	None	5	50	90	10	2.5	2.37
2.5	10μF ×2	100μF	22μF ×1	150μF	None	5	33	60	10	2.5	2.37
2.5	10μF ×2	100μF	22μF ×1	150μF	None	3.3	50	95	12	2.5	2.37
3.3	10μF ×2	100μF	22μF ×1	150μF	None	5	50	90	12	2.5	1.62

\*Bulk capacitance is optional if  $V_{IN}$  has very low input impedance.

## APPLICATIONS INFORMATION




Figure 13. LTM4615 Parallel 1.2V at 8A Design, 1V at 1A Design





Figure 14. 3.3V and 2.5V at 4A with Output Voltage Tracking Design, 1.8V at 1A

# PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.



**LGA Package**  
**144-Lead (15mm × 15mm × 2.82mm)**  
 (Reference LTC DWG # 05-08-1816 Rev C)




PACKAGE BOTTOM VIEW

NOTES:


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. BALL DESIGNATION PER JEDEC MS-028 AND JEP95
4. DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
5. PRIMARY DATUM - Z - IS SEATING PLANE
6. THE TOTAL NUMBER OF PADS: 144
7. PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG μModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY



DIMENSIONS				NOTES
SYMBOL	MIN	NOM	MAX	
A	2.72	2.82	2.92	
b	0.60	0.63	0.66	
D		15.00		
e		15.00		
F		1.27		
G		13.97		
H1	0.27	0.32	0.37	
H2	2.45	2.50	2.55	
aaa		0.15		
bbb		0.10		
eee		0.05		
TOTAL NUMBER OF LGA PADS: 144				



PACKAGE TOP VIEW



SUGGESTED PCB LAYOUT TOP VIEW

## PACKAGE DESCRIPTION

LTM4615 Component LGA Pinout

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	GND2	B1	GND2	C1	V <sub>IN2</sub>	D1	V <sub>IN2</sub>	E1	GND2	F1	GND3
A2	GND2	B2	SW2	C2	V <sub>IN2</sub>	D2	V <sub>IN2</sub>	E2	RUN/SS2	F2	GND3
A3	GND2	B3	SW2	C3	V <sub>IN2</sub>	D3	V <sub>IN2</sub>	E3	TRACK2	F3	GND3
A4	GND2	B4	SW2	C4	V <sub>IN2</sub>	D4	V <sub>IN2</sub>	E4	PGOOD2	F4	GND3
A5	GND2	B5	SW2	C5	V <sub>IN2</sub>	D5	V <sub>IN2</sub>	E5	COMP2	F5	GND3
A6	GND2	B6	SW2	C6	V <sub>IN2</sub>	D6	GND2	E6	FB2	F6	FB3
A7	GND2	B7	GND2	C7	GND2	D7	GND2	E7	BOOST3	F7	GND3
A8	GND2	B8	GND2	C8	GND2	D8	GND2	E8	GND2	F8	EN3
A9	GND2	B9	GND2	C9	V <sub>OUT2</sub>	D9	V <sub>OUT2</sub>	E9	GND2	F9	GND3
A10	GND2	B10	GND2	C10	V <sub>OUT2</sub>	D10	V <sub>OUT2</sub>	E10	GND2	F10	GND3
A11	GND2	B11	GND2	C11	V <sub>OUT2</sub>	D11	V <sub>OUT2</sub>	E11	V <sub>OUT2</sub>	F11	GND3
A12	GND2	B12	GND2	C12	V <sub>OUT2</sub>	D12	V <sub>OUT2</sub>	E12	V <sub>OUT2</sub>	F12	GND3


PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
G1	LDO_IN	H1	GND1	J1	V <sub>IN1</sub>	K1	V <sub>IN1</sub>	L1	GND1	M1	GND1
G2	LDO_IN	H2	SW1	J2	V <sub>IN1</sub>	K2	V <sub>IN1</sub>	L2	RUN/SS1	M2	GND1
G3	LDO_IN	H3	SW1	J3	V <sub>IN1</sub>	K3	V <sub>IN1</sub>	L3	TRACK1	M3	GND1
G4	LDO_IN	H4	SW1	J4	V <sub>IN1</sub>	K4	V <sub>IN1</sub>	L4	PGOOD1	M4	GND1
G5	PGOOD3	H5	SW1	J5	V <sub>IN1</sub>	K5	V <sub>IN1</sub>	L5	COMP1	M5	GND1
G6	GND3	H6	SW1	J6	GND1	K6	GND1	L6	FB1	M6	GND1
G7	GND3	H7	GND1	J7	GND1	K7	GND1	L7	GND1	M7	GND1
G8	GND3	H8	GND1	J8	GND1	K8	GND1	L8	GND1	M8	GND1
G9	LDO_OUT	H9	GND1	J9	GND1	K9	V <sub>OUT1</sub>	L9	V <sub>OUT1</sub>	M9	V <sub>OUT1</sub>
G10	LDO_OUT	H10	GND1	J10	GND1	K10	V <sub>OUT1</sub>	L10	V <sub>OUT1</sub>	M10	V <sub>OUT1</sub>
G11	LDO_OUT	H11	GND1	J11	GND1	K11	V <sub>OUT1</sub>	L11	V <sub>OUT1</sub>	M11	V <sub>OUT1</sub>
G12	LDO_OUT	H12	GND1	J12	GND1	K12	V <sub>OUT1</sub>	L12	V <sub>OUT1</sub>	M12	V <sub>OUT1</sub>

## REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	01/12	Added pin functions to the Pin Configuration diagram. Updated EN3 in the Absolute Maximum Ratings section.	2
		Corrected the $V_{OUT}$ accuracy limit.	
		Clarified the SW1 and SW2 electrical connections.	8
		Added the internal power inductor value to the Block Diagram.	9
		Clarified the PGOOD behavior.	13
		Clarified the reverse current protection behavior.	14
		Added the suggested heat sink.	17
B	07/13	Changed "Overcurrent Foldback" to "Overtemperature"	12



## PACKAGE PHOTOGRAPH



## RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
<a href="#">LTM4628</a>	26V, Dual 8A, DC/DC Step-Down μModule Regulator	$4.5V \leq V_{IN} \leq 26.5V$ , $0.6V \leq V_{OUT} \leq 5V$ , Remote Sense Amplifier, Internal Temperature Sensing Output, 15mm × 15mm × 4.32mm LGA
<a href="#">LTM4627</a>	20V, 15A DC/DC Step-Down μModule Regulator	$4.5V \leq V_{IN} \leq 20V$ , $0.6V \leq V_{OUT} \leq 5V$ , PLL Input, $V_{OUT}$ Tracking, Remote Sense Amplifier, 15mm × 15mm × 4.32mm LGA
<a href="#">LTM4611</a>	1.5V <sub>IN(MIN)</sub> , 15A DC/DC Step-Down μModule Regulator	$1.5V \leq V_{IN} \leq 5.5V$ , $0.8V \leq V_{OUT} \leq 5V$ , PLL Input, Remote Sense Amplifier, $V_{OUT}$ Tracking, 15mm × 15mm × 4.32mm LGA
<a href="#">LTM4618</a>	6A DC/DC Step-Down μModule Regulator	$4.5V \leq V_{IN} \leq 26.5V$ , $0.8V \leq V_{OUT} \leq 5V$ , PLL Input, $V_{OUT}$ Tracking, 9mm × 15mm × 4.32mm LGA
<a href="#">LTM4613</a>	8A EN55022 Class B DC/DC Step-Down μModule Regulator	$5V \leq V_{IN} \leq 36V$ , $3.3V \leq V_{OUT} \leq 15V$ , PLL Input, $V_{OUT}$ Tracking and Margining, 15mm × 15mm × 4.32mm LGA
<a href="#">LTM4601AHV</a>	28V, 12A DC/DC Step-Down μModule Regulator	$4.5V \leq V_{IN} \leq 28V$ , $0.6V \leq V_{OUT} \leq 5V$ , PLL Input, Remote Sense Amplifier, $V_{OUT}$ Tracking and Margining, 15mm × 15mm × 2.8mm LGA or 15mm × 15mm × 3.42mm BGA
<a href="#">LTM4601A</a>	20V, 12A DC/DC Step-Down μModule Regulator	$4.5V \leq V_{IN} \leq 20V$ , $0.6V \leq V_{OUT} \leq 5V$ , PLL Input, Remote Sense Amplifier, $V_{OUT}$ Tracking and Margining, 15mm × 15mm × 2.8mm LGA or 15mm × 15mm × 3.42mm BGA
<a href="#">LTM8027</a>	60V, 4A DC/DC Step-Down μModule Regulator	$4.5V \leq V_{IN} \leq 60V$ , $2.5V \leq V_{OUT} \leq 24V$ , CLK Input, 15mm × 15mm × 4.32mm LGA
<a href="#">LTM8033</a>	36V, 3A EN55022 Class B DC/DC Step-Down μModule Regulator	$3.6V \leq V_{IN} \leq 36V$ , $0.8V \leq V_{OUT} \leq 24V$ , Synchronizable, 11.25mm × 15mm × 4.32mm LGA
<a href="#">LTM8061</a>	32V, 2A Step-Down μModule Battery Charger with Programmable Input Current Limit	Compatible with Single Cell or Dual Cell Li-Ion or Li-Poly Battery Stacks (4.1V, 4.2V, 8.2V, or 8.4V), $4.95V \leq V_{IN} \leq 32V$ , C/10 or Adjustable Timer Charge Termination, NTC Resistor Monitor Input, 9mm × 15mm × 4.32mm LGA