
# **ABSOLUTE MAXIMUM RATINGS** (Notes 1, 7)

V <sub>IN</sub> to GND0.3V to 6V	Operating Temperature Range (Note 3)40°C to 85°C
MD0, MD1, MODE and FB to GND . $-0.3V$ to $(V_{IN} + 0.3V)$	Storage Temperature Range65°C to 150°C
I <sub>OUT</sub> (Note 2)	Lead Temperature (Soldering, 10 sec) 300°C

## PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

**ELECTRICAL CHARACTERISTICS**The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{IN} = 3.6V$ ,  $C1 = C2 = 1\mu F$ ,  $C_{IN} = 1\mu F$ ,  $C_{OUT} = 10\mu F$ ,  $V_{MODE} = 0V$  for LTC3251-1.2V or LTC3251-1.5,  $V_{OUT} = 1.5V$  for LTC3251, all capacitors ceramic, unless otherwise noted.

CONDITIONS		MIN	TYP	MAX	UNITS
(Notes 4,5)	•	2.7			V
(Note 5)	•			5.5	V
I <sub>OUT</sub> = 0mA, V <sub>MD0</sub> = 0, V <sub>MD1</sub> = V <sub>IN</sub> Spread Spectrum Disabled MODE = V <sub>IN</sub>	•		3 3.75	5 6	mA mA
I <sub>OUT</sub> = 0mA, V <sub>MD0</sub> = V <sub>IN</sub> , V <sub>MD1</sub> = 0 Spread Spectrum Disabled MODE = V <sub>IN</sub>	•		35 35	60 60	μΑ μΑ
I <sub>OUT</sub> = 0mA, V <sub>MD0</sub> = V <sub>IN</sub> , V <sub>MD1</sub> = V <sub>IN</sub> Spread Spectrum Disabled MODE = V <sub>IN</sub>	•		10 10	15 15	μΑ μΑ
V <sub>MD0</sub> = 0V, V <sub>MD1</sub> = 0V (Note 5)	•		0.01	1	μА
$I_{OUT} = 0$ mA, $2.7$ V $\leq V_{IN} \leq 5.5$ V	•	0.78	0.8	0.82	V
$\begin{split} I_{OUT} &\leq 200 \text{mA}, \ 2.7 \text{V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{V} \ (\text{Note 5}) \\ I_{OUT} &\leq 300 \text{mA}, \ 2.8 \text{V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{V} \ (\text{Note 5}) \\ I_{OUT} &\leq 500 \text{mA}, \ 3 \text{V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{V} \ (\text{Note 5}) \end{split}$	•	1.15 1.15 1.15	1.2 1.2 1.2	1.25 1.25 1.25	V V V
I <sub>OUT</sub> ≤ 40mA	•	1.15	1.2	1.25	V
$\begin{array}{l} I_{OUT} \leq 100 \text{mA}, \ 3.1 \text{V} \leq V_{IN} \leq 5.5 \text{V} \ (\text{Note 5}) \\ I_{OUT} \leq 200 \text{mA}, \ 3.2 \text{V} \leq V_{IN} \leq 5.5 \text{V} \ (\text{Note 5}) \\ I_{OUT} \leq 300 \text{mA}, \ 3.3 \text{V} \leq V_{IN} \leq 5.5 \text{V} \ (\text{Note 5}) \\ I_{OUT} \leq 500 \text{mA}, \ 3.5 \text{V} \leq V_{IN} \leq 5.5 \text{V} \ (\text{Note 5}) \end{array}$	•	1.44 1.44 1.44 1.44	1.5 1.5 1.5 1.5	1.56 1.56 1.56 1.56	V V V
I <sub>OUT</sub> ≤ 40mA	•	1.44	1.5	1.56	V
$V_{MD0} = 0$ , $V_{MD1} = V_{IN}$ or $V_{MD0} = V_{IN}$ , $V_{MD1} = 0$	•	500			mA
$V_{MD0} = V_{IN}, V_{MD1} = V_{IN}$	•	40			mA
$0mA \le I_{OUT} \le 500mA$ , Referred to FB Pin			0.045		mV/mA
	$ (\text{Note } 5, 5) \\ (\text{Note } 5) \\ I_{OUT} = 0\text{mA}, V_{MD0} = 0, V_{MD1} = V_{IN} \\ \text{Spread Spectrum Disabled MODE} = V_{IN} \\ I_{OUT} = 0\text{mA}, V_{MD0} = V_{IN}, V_{MD1} = 0 \\ \text{Spread Spectrum Disabled MODE} = V_{IN} \\ I_{OUT} = 0\text{mA}, V_{MD0} = V_{IN}, V_{MD1} = V_{IN} \\ \text{Spread Spectrum Disabled MODE} = V_{IN} \\ V_{MD0} = 0\text{V}, V_{MD1} = 0\text{V} \text{ (Note } 5) \\ I_{OUT} = 0\text{mA}, 2.7\text{V} \leq V_{IN} \leq 5.5\text{V} \text{ (Note } 5) \\ I_{OUT} \leq 200\text{mA}, 2.7\text{V} \leq V_{IN} \leq 5.5\text{V} \text{ (Note } 5) \\ I_{OUT} \leq 300\text{mA}, 2.8\text{V} \leq V_{IN} \leq 5.5\text{V} \text{ (Note } 5) \\ I_{OUT} \leq 500\text{mA}, 3.7\text{V} \leq V_{IN} \leq 5.5\text{V} \text{ (Note } 5) \\ I_{OUT} \leq 40\text{mA} \\ \\ I_{OUT} \leq 200\text{mA}, 3.2\text{V} \leq V_{IN} \leq 5.5\text{V} \text{ (Note } 5) \\ I_{OUT} \leq 200\text{mA}, 3.2\text{V} \leq V_{IN} \leq 5.5\text{V} \text{ (Note } 5) \\ I_{OUT} \leq 300\text{mA}, 3.3\text{V} \leq V_{IN} \leq 5.5\text{V} \text{ (Note } 5) \\ I_{OUT} \leq 300\text{mA}, 3.3\text{V} \leq V_{IN} \leq 5.5\text{V} \text{ (Note } 5) \\ I_{OUT} \leq 500\text{mA}, 3.5\text{V} \leq V_{IN} \leq 5.5\text{V} \text{ (Note } 5) \\ I_{OUT} \leq 40\text{mA} \\ \\ V_{MD0} = 0, V_{MD1} = V_{IN} \text{ or } V_{MD0} = V_{IN}, V_{MD1} = 0 \\ V_{MD0} = V_{IN}, V_{MD1} = V_{IN} \text{ or } V_{MD0} = V_{IN}, V_{MD1} = 0 \\ \\ V_{MD0} = V_{IN}, V_{MD1} = V_{IN} \text{ or } V_{MD0} = V_{IN}, V_{MD1} = 0 \\ \\ V_{MD0} = V_{IN}, V_{MD1} = V_{IN} \text{ or } V_{MD0} = V_{IN}, V_{MD1} = 0 \\ \\ V_{MD0} = V_{IN}, V_{MD1} = V_{IN} \text{ or } V_{MD0} = V_{IN}, V_{MD1} = 0 \\ \\ V_{MD0} = V_{IN}, V_{MD1} = V_{IN} \text{ or } V_{MD1} = V_{IN} \text{ or } V_{MD1} = 0 \\ \\ V_{MD1} = V_{IN}, V_{MD1} = V_{IN} \text{ or } V_{MD1} = V_{IN} \text{ or } V_{MD1} = 0 \\ \\ V_{MD1} = V_{IN}, V_{MD1} = V_{IN} \text{ or } V_{MD1} = V_{IN} \text{ or } V_{MD1} = V_{MD1} \text{ or } V_{MD1} = V_{MD1} \text{ or } V_{MD1} = 0 \\ V_{MD1} = V_{MD1} = V_{MD1} = V_{MD1} \text{ or } V_{MD1} \text{ or } V_{MD1} \text{ or } V_{MD1} = V_{MD1} \text{ or } V_{MD1} \text$	$ (\text{Note } 4,5) \\ (\text{Note } 5) \\  _{OUT} = \text{OmA}, \ V_{MD0} = 0, \ V_{MD1} = V_{IN} \\ \text{Spread Spectrum Disabled MODE} = V_{IN} \\  _{OUT} = \text{OmA}, \ V_{MD0} = V_{IN}, \ V_{MD1} = 0 \\ \text{Spread Spectrum Disabled MODE} = V_{IN} \\  _{OUT} = \text{OmA}, \ V_{MD0} = V_{IN}, \ V_{MD1} = V_{IN} \\ \text{Spread Spectrum Disabled MODE} = V_{IN} \\  _{OUT} = \text{OmA}, \ V_{MD0} = V_{IN}, \ V_{MD1} = V_{IN} \\  _{OUT} = \text{OmA}, \ 2.7V \leq V_{IN} \leq 5.5V \\  _{OUT} \leq 200\text{mA}, \ 2.7V \leq V_{IN} \leq 5.5V \ (\text{Note } 5) \\  _{OUT} \leq 300\text{mA}, \ 2.8V \leq V_{IN} \leq 5.5V \ (\text{Note } 5) \\  _{OUT} \leq 500\text{mA}, \ 3.V \leq V_{IN} \leq 5.5V \ (\text{Note } 5) \\  _{OUT} \leq 40\text{mA} \\  _{OUT} \leq 200\text{mA}, \ 3.2V \leq V_{IN} \leq 5.5V \ (\text{Note } 5) \\  _{OUT} \leq 200\text{mA}, \ 3.2V \leq V_{IN} \leq 5.5V \ (\text{Note } 5) \\  _{OUT} \leq 200\text{mA}, \ 3.3V \leq V_{IN} \leq 5.5V \ (\text{Note } 5) \\  _{OUT} \leq 300\text{mA}, \ 3.3V \leq V_{IN} \leq 5.5V \ (\text{Note } 5) \\  _{OUT} \leq 500\text{mA}, \ 3.5V \leq V_{IN} \leq 5.5V \ (\text{Note } 5) \\  _{OUT} \leq 40\text{mA} \\  _{OUT} \leq 4$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$



# **ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{IN} = 3.6V$ , $C1 = C2 = 1\mu F$ , $C_{IN} = 1\mu F$ , $C_{OUT} = 10\mu F$ , $V_{MODE} = 0V$ for LTC3251-1.2V or LTC3251-1.5, $V_{OUT} = 1.5V$ for LTC3251, all capacitors ceramic, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Line Regulation (LTC3251)	$I_{OUT} = 500$ mA, $2.7$ V $\leq V_{IN} \leq 5.5$ V			0.2		%/V
Spread Spectrum Frequency Range	f <sub>MIN</sub> Switching Frequency f <sub>MAX</sub> Switching Frequency	•	0.7	1.0 1.6	2	MHz MHZ
Spread Spectrum Disabled Frequency	MODE = V <sub>IN</sub>	•	1.3	1.6	2	MHz
MD0, MD1 Input High Voltage	$2.7V \le V_{\text{IN}} \le 5.5V$	•		0.8	1.2	V
MD0, MD1 Input Low Voltage	$2.7V \le V_{\text{IN}} \le 5.5V$	•	0.4	0.8		V
MD0, MD1 Input High Current	$MD0 = V_{IN},  MD1 = V_{IN}$	•	-1		1	μА
MD0, MD1 Input Low Current	MD0 = 0V, MD1 = 0V	•	-1		1	μА
FB Input Current (LTC3251)	V <sub>FB</sub> = 0.85V	•	-50		50	nA
MODE Input High Voltage (LTC3251-1.2/LTC3251-1.5)	$2.7V \le V_{\text{IN}} \le 5.5V$	•		50	70	%/V <sub>IN</sub>
MODE Input Low Voltage (LTC3251-1.2/LTC3251-1.5)	$2.7V \le V_{\text{IN}} \le 5.5V$	•	30	50		%/V <sub>IN</sub>
MODE Input High Current (LTC3251-1.2/LTC3251-1.5)	MODE = V <sub>IN</sub>	•	-1		1	μА
MODE Input Low Current (LTC3251-1.2/LTC3251-1.5)	MODE = 0V	•	-1		1	μА
Turn-On Time (Burst or Continuous Mode Operation)	$R_{OL} = 3\Omega$ , (Note 5)			1		ms
Open-Loop Output Impedance (LTC3251)	V <sub>IN</sub> = 3V, I <sub>OUT</sub> = 200mA (Note 6)	•	·	0.45	0.7	Ω

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Based on long term current density limitations.

**Note 3:** The LTC3251E is guaranteed to meet specified performance from  $0^{\circ}$ C to  $70^{\circ}$ C. Specifications over the  $-40^{\circ}$ C to  $85^{\circ}$ C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 4: Minimum operating voltage required for regulation is:

$$V_{IN} \ge 2 \bullet (V_{OUT} + R_{OL} \bullet I_{OUT})$$

Note 5:  $V_{MODE}$  = 0V or  $V_{MODE}$  =  $V_{IN}$  for LTC3251-1.2/LTC3251-1.5.


**Note 6:** Output not in regulation;  $R_{OL} = (V_{IN}/2 - V_{OUT})/I_{OUT}$ .

( $V_{FB}$  = 0.76V). Burst or continuous mode operation.


**Note 7:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

# TYPICAL PERFORMANCE CHARACTERISTICS


No Load Supply Current vs Supply Voltage (Continuous Mode Spread Spectrum Enabled)



No Load Supply Current vs Supply Voltage (Continuous Mode, Spread Spectrum Disabled)




No Load Supply Current vs Supply Voltage (Burst Mode Operation)




# TYPICAL PERFORMANCE CHARACTERISTICS


#### No Load Supply Current vs Supply Voltage (Super Burst Mode Operation)




1.5V Output Voltage vs Supply Voltage (Burst Mode Operation/ Continuous Mode)




1.2V Output Voltage vs Supply Voltage (Burst Mode Operation/ Continuous Mode)




1.5V Output Voltage vs Supply Voltage (Super Burst Mode Operation)




1.2V Output Voltage
vs Supply Voltage
(Super Burst Mode Operation)




FB Voltage vs Output Current (Burst Mode Operation/ Continuous Mode)




1.5V Output Efficiency vs Output Current (Burst Mode Operation)



1.2V Output Efficiency vs Output Current (Burst Mode Operation)




1.5V Output Efficiency vs Output Current (Super Burst Mode Operation)






# TYPICAL PERFORMANCE CHARACTERISTICS


#### MD0/MD1 Input Threshold Voltage vs Supply Voltage




#### **Output Transient Response** (Continuous Mode)




#### **Supply Transient Response** (Continuous Mode)




#### Max/Min Oscillator Frequency vs Supply Voltage



#### **Output Transient Response** (Burst Mode Operation)



#### LTC3251-1.5 Output Voltage Ripple



# PIN FUNCTIONS

MD0 (Pin 1)/MD1 (Pin 9): Switching Mode Input Pins. The Mode input pins are used to set the operating mode of the LTC3251. The modes of operation are:

MD1	MD0	OPERATING MODE
0	0	Shutdown
0	1	Spread Spectrum with Burst
1	0	Continuous Spread Spectrum
1	1	Super Burst

MD0 and MD1 are high impedance CMOS inputs and must not be allowed to float.

 $V_{IN}$  (Pin 2): Input Supply Voltage. Operating  $V_{IN}$  may be between 2.7V and 5.5V. Bypass  $V_{IN}$  with a  $\geq 1\mu F$  low ESR ceramic capacitor to GND ( $C_{OUT}$ ).

C1+ (Pin 3): Flying Capacitor 1 Positive Terminal (C1).

C1<sup>-</sup> (Pin 4): Flying Capacitor 1 Negative Terminal (C1).

**GND (Pin 5, 11):** Ground. Connect to a ground plane for best performance.

C2<sup>-</sup> (Pin 6): Flying Capacitor 2 Negative Terminal (C2).


 $V_{OUT}$  (Pin 7): Regulated Output Voltage.  $V_{OUT}$  is disconnected from  $V_{IN}$  during shutdown. Bypass  $V_{OUT}$  with a low ESR ceramic capacitor to GND ( $C_{IN}$ ). See  $V_{OUT}$  Capacitor Selection for capacitor size requirements.

C2+ (Pin 8): Flying Capacitor 2 Positive Terminal (C2).

**FB** (Pin 10) (LTC3251): Feedback Input Pin. An output divider should be connected from  $V_{OUT}$  to FB to program the output voltage.

**MODE (Pin 10) (LTC3251-1.2/LTC3251-1.5):** Spread Spectrum Operation Mode Pin. A low voltage on MODE enables spread spectrum operation. When MODE is high spread spectrum operation is disabled and switching occurs at the maximum operating frequency.

# SIMPLIFIED BLOCK DIAGRAM



The LTC3251 family of parts use a dual phase switched capacitor charge pump to step down V<sub>IN</sub> to a regulated output voltage. Regulation is achieved by sensing the output voltage through an external resistor divider and modulating the charge pump output current based on the error signal. A 2-phase nonoverlapping clock activates the two charge pumps. The two charge pumps work in parallel, but out of phase from each other. On the first phase of the clock, current is transferred from V<sub>IN</sub>, through the external flying capacitor 1, to V<sub>OUT</sub> via the switches of Charge Pump 1. Not only is current being delivered to  $V_{OLIT}$ on the first phase, but the flying capacitor is also being charged. On the second phase of the clock, flying capacitor 1 is connected from V<sub>OUT</sub> to ground, transferring the charge stored during the first phase of the clock to  $V_{OLIT}$  via the switches of Charge Pump 1. Charge Pump 2 operates in the same manner, but with the phases of the clock reversed. This dual phase architecture achieves extremely low output and input noise by providing constant charge transfer from V<sub>IN</sub> to V<sub>OUT</sub>.

Using this method of switching, only half of the output current is delivered from  $V_{\text{IN}},$  thus achieving twice the efficiency over a conventional LDO. A spread spectrum oscillator, which utilizes random switching frequencies between 1MHz and 1.6MHz, sets the rate of charging and discharging of the flying capacitors. The LTC3251-1.2/LTC3251-1.5 MODE pin can be used to disable spread spectrum operation which causes switching to occur at 1.6MHz. The part also has two types of low current Burst Mode operation to improve efficiency even at light loads.

In shutdown mode, all circuitry is turned off and the LTC3251 family draws only leakage current from the  $V_{IN}$  supply. Furthermore,  $V_{OUT}$  is disconnected from  $V_{IN}$ . The MD0 and MD1 pins are CMOS inputs with threshold voltages of approximately 0.8V to allow regulator control with low voltage logic levels. The MODE pin is also CMOS, but has a threshold of about 1/2  $\bullet$   $V_{IN}$ . The LTC3251 family is in shutdown when a logic low is applied to both mode pins. Since MD0, MD1 and MODE pins are high impedance CMOS inputs, they should never be allowed to float. Always drive MD0, MD1 and Mode with valid logic levels.

#### **Short-Circuit/Thermal Protection**

The LTC3251 family has built-in short-circuit current limiting as well as overtemperature protection. During short-circuit conditions, internal circuitry automatically limits the output current to approximately 800mA. At higher temperatures, or in cases where internal power dissipation causes excessive self heating on chip (i.e., output short circuit), the thermal shutdown circuitry will shut down the charge pumps when the junction temperature exceeds approximately  $160^{\circ}$ C. It will re-enable the charge pumps once the junction temperature drops back to approximately  $150^{\circ}$ C. The LTC3251 will cycle in and out of thermal shutdown without latch-up or damage until the overstress condition is removed. Long term overstress ( $I_{OUT} > 650$ mA and/or  $I_{J} > 125^{\circ}$ C) should be avoided as it can degrade the performance or shorten the life of the part.

#### Soft-Start

To prevent excessive current flow at  $V_{IN}$  during start-up, the LTC3251 family has built-in soft-start circuitry. Soft-start is achieved by increasing the amount of current available to the output charge storage capacitor linearly over a period of approximately 500 $\mu$ s. Soft-start is enabled whenever the device is brought out of shutdown, and is disabled shortly after regulation is achieved.

#### **Spread Spectrum Operation**

Switching regulators can be particularly troublesome where electromagnetic interference (EMI) is concerned. Switching regulators operate on a cycle-by-cycle basis to transfer power to an output. In most cases the frequency of operation is either fixed or is a constant based on the output load. This method of conversion creates large components of noise at the frequency of operation (fundamental) and multiples of the operating frequency (harmonics). Figure 1a shows a conventional buck switching converter. Figures 1b and 1c are the input and output noise spectrums for the buck converter of Figure 1 with  $V_{\text{IN}} = 3.6\text{V}$ ,  $V_{\text{OUT}} = 1.5\text{V}$  and  $I_{\text{OUT}} = 500\text{mA}$ .

LINEAR TECHNOLOGY




Figure 1a. Conventional Buck Switching Converter




Figure 1b. Conventional Buck Converter Output Noise Spectrum with  $22\mu F$  Output Capacitor ( $I_0 = 500mA$ )




Figure 1c. Conventional Buck Converter Input Noise Spectrum with  $10\mu$ F Input Capacitor ( $I_0 = 500$ mA)

Unlike conventional buck converters, the LTC3251's internal oscillator is designed to produce a clock pulse whose period is random on a cycle-by-cycle basis, but fixed between 1MHz and 1.6MHz. This has the benefit of spreading the switching noise over a range of frequencies, thus significantly reducing the peak noise. Figures 2b and 2c are the input and output noise spectrums for the LTC3251 of Figure 2a with  $V_{IN}=3.6V,\ V_{OUT}=1.5V$  and  $I_{OUT}=500$ mA. Note the significant reduction in peak output noise (>20dBm) with only 1/2 the output capacitance and the virtual elimination of input harmonics with only 1/10 the input capacitance. Spread spectrum operation is used exclusively in "continuous" mode and for output currents greater than about 50mA in Burst Mode operation.




Figure 2a. LTC3251 Buck Converter




Figure 2b. LTC3251 Output Noise Spectrum with 10 $\mu$ F Output Capacitor ( $I_0 = 500$ mA)




Figure 2c. LTC3251 Input Noise Spectrum with  $1\mu F$  Input Capacitor ( $I_0 = 500mA$ )

#### **Low Current Burst Mode Operation**

To improve efficiency at low output currents, a Burst Mode function is included in the LTC3251 family of parts. An output current sense is used to detect when the required output current drops below an internally set threshold (50mA typ). When this occurs, the part shuts down the internal oscillator and goes into a low current operating state. The part will remain in the low current operating state until the output voltage has dropped enough to require another burst of current. When the output current exceeds 50mA, the part will operate in continuous mode. Unlike traditional charge pumps, where the burst current is dependant on many factors (i.e., supply, switch strength,



capacitor selection, etc.), the part's burst current is set by the burst threshold and hysteresis. This means that the  $V_{OUT}$  ripple voltage in Burst Mode operation will be fixed and is typically 15mV with a  $10\mu F$  output capacitor.

#### **Ultralow Current Super Burst Mode Operation**

To further optimize the supply current for low output current requirements, a Super Burst mode operation is included in the LTC3251 family of parts. This mode is very similar to Burst Mode operation, but much of the internal circuitry and switch is shut down to further reduce supply current. In Super Burst mode operation an internal hysteretic comparator is used to enable/disable charge transfer. The hysteresis of the comparator and the amount of current deliverable to the output are limited to keep output ripple low. The  $V_{OUT}$  ripple voltage in Super Burst mode operation is typically 35mV with a  $10\mu F$  output capacitor. The LTC3251 family can deliver 40mA of current in Super Burst mode operation but does not switch to continuous mode. The MODE pin of the LTC3251-1.2 and LTC3251-1.5 has no effect on operation in super-burst mode.

#### **VOLIT** Capacitor Selection

The style and value of capacitors used with the LTC3251 family determine several important parameters such as regulator control loop stability, output ripple and charge pump strength.

The dual phase nature of the LTC3251 family minimizes output noise significantly but not completely. What small ripple that does exist is controlled by the value of  $C_{OUT}$  directly. Increasing the size of  $C_{OUT}$  will proportionately reduce the output ripple. The ESR (equivalent series resistance) of  $C_{OUT}$  plays the dominant role in output noise. When a part switches between clock phases there is a period where all switches are turned off. This "blanking period" shows up as a spike at the output and is a direct function of the output current times the ESR value. To reduce output noise and ripple, it is suggested that a low ESR (<0.08 $\Omega$ ) ceramic capacitor be used for  $C_{OUT}$ . Tantalum and aluminum capacitors are not recommended because of their high ESR.

Both the style and value of  $C_{OUT}$  can significantly affect the stability of the LTC3251 family. As shown in the Block

Diagram, the LTC3251 family uses a control loop to adjust the strength of the charge pump to match the current required at the output. The error signal of this loop is stored directly on the output charge storage capacitor. Thus the charge storage capacitor also serves to form the dominant pole for the control loop. The desired output voltage also affects stability. As the divider ratio ( $R_A/R_B$ ) drops, the effective closed-loop gain increases, thus requiring a larger output capacitor for stability. Figure 3 shows the suggested output capacitor for optimal transient response. The value of the output capacitance should not drop below the minimum capacitance line to prevent excessive ringing or instability. (see Ceramic Capacitor Selection Guidelines section).




Figure 3

Likewise excessive ESR on the output capacitor will tend to degrade the loop stability. The closed loop output impedance of the LTC3251 is approximately:

$$R_0 \cong 0.045 \Omega \bullet \frac{V_{OUT}}{0.8V}$$

For example, with the output programmed to 1.5V, the  $R_0$  is  $0.085\Omega,$  which produces a 40mV output change for a 500mA load current step. For stability and good load transient response, it is important for the output capacitor to have  $0.08\Omega$  or less of ESR. Ceramic capacitors typically have exceptional ESR, and combined with a tight board layout, should yield excellent stability and load transient performance.



Further output noise reduction can be achieved by filtering the LTC3251 output through a very small series inductor as shown in Figure 4. A 10nH inductor will reject the fast output transients caused by the blanking period. The 10nH inductor can be fabricated on the PC board with about 1cm (0.4") of 1mm wide PC board trace.




Figure 4. 10nH Inductor Used for Additional Output Noise Reduction

#### VIN Capacitor Selection

The dual phase architecture used by the LTC3251 family makes input noise filtering much less demanding than conventional charge pump regulators. The input current should be continuous at about  $I_{OUT}/2$ . The blanking period described in the  $V_{OUT}$  section also effects the input. For this reason it is recommended that a low ESR,  $1\mu F$  (0.4 $\mu F$  min) or greater ceramic capacitor be used for  $C_{IN}$  (see Ceramic Capacitor Selection Guidelines section).

In cases where the supply impedance is high, heavy output transients can cause significant input transients. These input transients feed back to the output which slows the output transient recovery and increases overshoot and output impedance. This effect can generally be avoided by using low impedance supplies and short supply connections. If this is not possible, a  $\geq 4.7 \mu F$  capacitor is recommended for the input capacitor. Aluminum and tantalum capacitors are not recommended because of their high ESR.

Further input noise reduction can be achieved by filtering the input through a very small series inductor as shown in Figure 5. A 10nH inductor will reject the fast input transients caused by the blanking period, thereby presenting a nearly constant load to the input supply. For economy, the 10nH inductor can be fabricated on the PC board with about 1cm (0.4") of 1mm wide PC board trace.




Figure 5. 10nH Inductor Used for Additional Input Noise Reduction

#### Flying Capacitor Selection

Warning: A polarized capacitor such as tantalum or aluminum should never be used for the flying capacitors since their voltages can reverse upon start-up of the LTC3251. Ceramic capacitors should always be used for the flying capacitors.

The flying capacitors control the strength of the charge pump. In order to achieve the rated output current, it is necessary for the flying capacitor to have at least  $0.4\mu F$  of capacitance over operating temperature with a 2V bias (see Ceramic Capacitor Selection Guidelines). If only 200mA or less of output current is required for the application, the flying capacitor minimum can be reduced to  $0.15\mu F$ .

#### **Ceramic Capacitor Selection Guidelines**

Capacitors of different materials lose their capacitance with higher temperature and voltage at different rates. For example, a ceramic capacitor made of X5R or X7R material will retain most of its capacitance from -40°C to 85°C. whereas a Z5U or Y5V style capacitor will lose considerable capacitance over that range (60% to 80% loss typ). Z5U and Y5V capacitors may also have a very strong voltage coefficient, causing them to lose an additional 60% or more of their capacitance when the rated voltage is applied. Therefore, when comparing different capacitors, it is often more appropriate to compare the amount of achievable capacitance for a given case size rather than discussing the specified capacitance value. For example, over rated voltage and temperature conditions, a 4.7μF, 10V, Y5V ceramic capacitor in an 0805 case may not provide any more capacitance than a 1µF, 10V, X5R or X7R available in the same 0805 case. In fact, over bias and

temperature range, the  $1\mu F$ , 10V, X5R or X7R will provide more capacitance than the  $4.7\mu F$ , 10V, Y5V. The capacitor manufacturer's data sheet should be consulted to determine what value of capacitor is needed to ensure minimum capacitance values are met over operating temperature and bias voltage.

Below is a list of ceramic capacitor manufacturers and how to contact them:

AVX	www.avxcorp.com	
Kemet	www.kemet.com	
Murata	www.murata.com	
Taiyo Yuden	uden www.t-yuden.com	
TDK	www.tdk.com	

#### **Layout Considerations**

Due to the high switching frequency and transient currents produced by the LTC3251, careful board layout is necessary for optimal performance. A true ground plane and short connections to all capacitors will improve performance and ensure proper regulation under all conditions. Figure 6 shows the recommended layout configuration.




Figure 6. Recommended Layout

The flying capacitor pins C1+, C1-, C2+, C2-will have very high edge rate wave forms. The large dv/dt on these pins can couple energy capacitively to adjacent printed circuit board runs. Magnetic fields can also be generated if the flying capacitors are not close to the part (i.e., the loop area is large). To decouple capacitive energy transfer, a Faraday shield may be used. This is a grounded PC trace between the sensitive node and the IC's pins. For a high quality AC ground, it should be returned to a solid ground plane that extends all the way to the part. Keep the FB trace of the LTC3251 away from or shielded from the flying capacitor traces or degraded performance could result.

#### **Thermal Management**

If the junction temperature increases above approximately  $160^{\circ}\text{C}$ , the thermal shutdown circuitry will automatically deactivate the output. To reduce the maximum junction temperature, a good thermal connection to the PC board is recommended. Connecting the 10-pin MSE paddle directly to a ground plane, and maintaining a solid ground plane under the device on one or more layers of the PC board, can reduce the thermal resistance of the package and PC board considerably. Using this method a  $\theta_{JA}$  of  $40^{\circ}\text{C/W}$  should be achieved. The actual power dissipated by the LTC3251 (PD) can be calculated by the following equation:

$$PD = \left(\frac{V_{IN}}{2} - V_{OUT}\right) I_{OUT}$$

#### **Power Efficiency**

The power efficiency  $(\eta)$  of the LTC3251 family is approximately double that of a conventional linear regulator. This occurs because the input current for a 2-to-1 step-down charge pump is approximately half the output current. For an ideal 2-to-1 step-down charge pump the power efficiency is given by:

$$\eta \equiv \frac{P_{OUT}}{P_{IN}} = \frac{V_{OUT} \bullet I_{OUT}}{V_{IN} \bullet \frac{1}{2} I_{OUT}} = \frac{2V_{OUT}}{V_{IN}}$$

LINEAR

At moderate to high output power the switching losses and quiescent current of the LTC3251 family is negligible and the expression above is valid. For example with  $V_{IN} = 3.6V$ ,  $I_{OUT} = 200 \text{mA}$  and  $V_{OUT}$  regulating to 1.5V the measured efficiency is 81% which is in close agreement with the theoretical 83.3% calculation.

#### Programming the LTC3251 Output Voltage (FB Pin)

The LTC3251 is programmed to an arbitrary output voltage via an external resistive divider. Figure 7 shows the required voltage divider connection. The voltage divider ratio is given by the expression:

$$\frac{R_A}{R_B} = \frac{V_{OUT}}{0.8V} - 1$$




Figure 7. Programming the LTC3251

Typical values for total voltage divider resistance can range from several  $k\Omega s$  up to  $1M\Omega.$ 

The user may want to consider load regulation when setting the desired output voltage. The closed loop output impedance of the LTC3251 is approximately:

$$R_0 \cong 0.045 \Omega \bullet \frac{V_{0UT}}{0.8V}$$

For a 1.5V output,  $R_0$  is  $0.085\Omega$ , which produces a 40mV output change for a 500mA load current step. Thus, the user may want to target an unloaded output voltage slightly higher than desired to compensate for the output load conditions. The output may be programmed for regulation voltages of 0.9V to 1.6V.

Since the LTC3251 employs a 2-to-1 charge pump architecture, it is not possible to achieve output voltages greater than half the available input voltage. The minimum  $V_{\text{IN}}$  supply required for regulation can be determined by the following equation:

$$V_{IN(MIN)} \ge 2 \cdot (V_{OUT(MIN)} + I_{OUT} \cdot R_{OL})$$


The compensation capacitor ( $C_A$ ) is necessary to counteract the pole caused by the large valued resistors  $R_A$  and  $R_B$ , and the input capacitance of the FB pin. For best results,  $C_A$  should be 5pF for all  $R_A$  or  $R_B$  greater than 10k and can be omitted if both  $R_A$  and  $R_B$  are less than 10k.

# Disabling Spread Spectrum Operation on the LTC3251-1.2/LTC3251-1.5 (MODE Pin)


Spread spectrum operation can be disabled by driving MODE high. When Mode is high, switching takes place at the maximum operating frequency (typ 1.6MHz). The advantage of spread spectrum operation is that it reduces the peak noise at and above the operating frequency at the expense of a slightly increased noise floor and slightly increased low frequency ripple caused by the converter compensating for the changing operating frequency. Users who do not need the peak noise reduction gained by using spread spectrum may wish to disable spread spectrum, thus improving the low frequency input/output ripple.

# TYPICAL APPLICATIONS

#### 0.9V Output Continuous/Burst Mode Operation with Shutdown




# 3.3V to 1.4V Conversion, Continuous Spread Spectrum Operation with Shutdown



## PACKAGE DESCRIPTION

#### **MSE Package** 10-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1663)




- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX



# TYPICAL APPLICATION

1.2V Output with mProcessor Control of Operating Modes (Spread Spectrum Disabled)



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS	
LTC1514	50mA, 650kHz, Step-Up/Down Charge Pump with Low Battery Comparator	$V_{IN}$ : 2.7V to 10V, $V_{OUT}$ : 3V or 5V, Regulated Output, $I_Q$ : 60μA, $I_{SD}$ : 10μA, S8 Package	
LTC1515	15 50mA, 650kHz, Step-Up/Down Charge Pump with Power-On Reset $V_{IN}$ : 2.7V to 10V, $V_{OUT}$ : 3.3V or 5V, Regulated Output, $I_Q$ : 60μA, $I_{SD}$ : <1μA, S8 Package		
LT1776	500mA (I <sub>OUT</sub> ), 200kHz, High Efficiency Step-Down DC/DC Converter	90% Efficiency, V <sub>IN</sub> : 7.4V to 40V, V <sub>OUT(MIN)</sub> : 1.24V, I <sub>Ω</sub> : 3.2mA, I <sub>SD</sub> : 30μA, N8, S8 Packages	
LTC1911-1.5/ LTC1911-1.8	250mA, 1.5MHz, High Efficiency Step-Down Charge Pump	Up to 90% Efficiency, V <sub>IN</sub> : 2.7V to 5.5V, V <sub>OUT</sub> : 1.5V/1.8V, Regulated Output, I $_0$ : 180µA, I $_{SD}$ : 10µA, MS8 Package	
LTC3250-1.5	250mA, 1.5MHz, High Efficiency Step-Down Charge Pump	Up to 90% Efficiency, V <sub>IN</sub> : 3.1V to 5.5V, V <sub>OUT</sub> : 1.5V, Regulated Output, I $_0$ : 35 $\mu$ A, I $_{SD}$ : <1 $\mu$ A, ThinSOT Package	
LTC3252	250mA, Dual, Low Noise, Inductorless Step-Down DC/DC Converter	Up to 90% Efficiency, $V_{IN}\!\!:$ 2.7V to 5.5V, $V_{OUT}\!\!:$ 0.9V to 1.6V, $I_0\!\!:$ 60µA, DFN Package	
LTC3404	600mA (I <sub>OUT</sub> ), 1.4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.7V to 6V, $V_{OUT(MIN)}$ : 0.8V, $I_0$ : 10µA, $I_{SD}$ : <1µA, MS8 Package	
LTC3405/LTC3405A	300mA (I <sub>OUT</sub> ), 1.5MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.7V to 6V, V <sub>OUT(MIN)</sub> : 0.8V, I <sub>O</sub> : 20μΑ, I <sub>SD</sub> : <1μΑ, ThinSOT Package	
LTC3406/LTC3406B	600mA (I <sub>OUT</sub> ), 1.5MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT(MIN)</sub> : 0.6V, I <sub>O</sub> : 20μA, I <sub>SD</sub> : <1μA, ThinSOT Package	
LTC3411	1.25A (I <sub>OUT</sub> ), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT(MIN)</sub> : 0.8V, I $_0$ : 60µA, I $_{SD}$ : <1µA, MS Package	
LTC3412	2.5A (I <sub>OUT</sub> ), 4MHz, Synchronous Step-Down DC/DC Converter	ep-Down 95% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT(MIN)</sub> : 0.8V, I <sub>Q</sub> : 60μA, I <sub>SD</sub> : <1μA, TSSOP-16E Package	
LTC3440	600mA (I <sub>OUT</sub> ), 2MHz, Synchronous Buck-Boost DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT</sub> : 2.5V to 5.5V, I <sub>0</sub> : <25 $\mu$ A, I <sub>SD</sub> : 1 $\mu$ A, MS Package	
LTC3441	1.2A (I <sub>OUT</sub> ), 1MHz, Synchronous Buck-Boost DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.4V to 5.5V, V <sub>OUT</sub> : 2.4V to 5.25V, I $_0$ : <25µA, I $_5$ D: 1µA, DFN Package	