
## **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

Supply Voltage (V <sup>+</sup> ) (Transient)20V
Supply Voltage (V <sup>+</sup> ) (Operating) 18V
Input Voltage on Pins 1, 6, 7
(Note 2) $-0.3V < V_{IN} < (V^+) + 0.3V$
Output Short-Circuit Duration
V <sup>+</sup> ≤ 10V Indefinite
V <sup>+</sup> ≤ 15V 30 sec
$V^+ \le 20V$

Power Dissipation	500mW
Operating Temperature Range	
LTC1144C	0°C to 70°C
LTC1144I	40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC1144CN8#PBF	LTC1144CN8#TRPBF	LTC1144CN8	8-Lead Plastic DIP	0°C to 70°C
LTC1144IN8#PBF	LTC1144IN8#TRPBF	LTC1144IN8	8-Lead Plastic DIP	-40°C to 85°C
LTC1144CS8#PBF	LTC1144CS8#TRPBF	1144	8-Lead Plastic SOIC	0°C to 70°C
LTC1144IS8#PBF	LTC1144IS8#TRPBF	11441	8-Lead Plastic SOIC	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, V<sup>+</sup> = 15V, C<sub>OSC</sub> = 0pF, Test Circuit Figure 1, otherwise specifications are at T<sub>A</sub> = 25°C.


				LTC1144C			LTC1144I			
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
	Supply Voltage Range	R <sub>L</sub> = 10k	•	2		18	2		18	V
Is	Supply Current	$R_L = \infty$ , Pins 1, 6 No Connection, $f_{OSC} = 10$ kHz	•			1.1 1.3			1.1 1.6	mA mA
		$\overline{\overline{SHDN}}$ = 0V, R <sub>L</sub> = $\infty$ , Pins 1, 7 No Connection	•		0.008	0.03		0.008	0.035	mA
		$V^+$ = 5V, $R_L$ = $\infty$ , Pins 1, 6 No Connection, $f_{OSC}$ = 4kHz	•			0.10 0.13			0.10 0.15	mA mA
		$V^+ = 5V$ , $\overline{SHDN} = 0V$ , $R_L = \infty$ , Pins 1, 7 No Connection	•		0.002	0.015		0.002	0.018	mA
R <sub>OUT</sub>	Output Resistance	V <sup>+</sup> = 15V, I <sub>L</sub> = 20mA at 10kHz	•		56	100 120		56	100 140	Ω
		$V^+ = 5V$ , $I_L = 3mA$ at $4kHz$	•		90	250		90	300	Ω
f <sub>OSC</sub>	Oscillator Frequency	V <sup>+</sup> = 15V (Note 3) V <sup>+</sup> = 5V			10 4			10 4		kHz kHz
	Power Efficiency	R <sub>L</sub> = 2k at 10kHz	•	90	93		90	93		%
	Voltage Conversion Efficiency	R <sub>L</sub> = ∞	•	97.0	99.9		97.0	99.9		%
	Oscillator Sink or Source Current	V <sup>+</sup> = 5V (V <sub>OSC</sub> = 0V to 5V) V <sup>+</sup> = 15V (V <sub>OSC</sub> = 0V to 15V)			0.5 4			0.5 4		μΑ μΑ


**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


**Note 2:** Connecting any input terminal to voltages greater than V<sup>+</sup> or less than ground may cause destructive latch-up. It is recommended that no inputs from sources operating from external supplies be applied prior to power-up of the LTC1144.


**Note 3:**  $f_{OSC}$  is tested with  $C_{OSC} = 100 pF$  to minimize the effects of test fixture capacitance loading. The 0pF frequency is correlated to this 100pF test point, and is intended to simulate the capacitance at pin 7 when the device is plugged into a test socket and no external capacitor is used.


## TYPICAL PERFORMANCE CHARACTERISTICS















Supply Current as a Function of












1144fa


## TYPICAL PERFORMANCE CHARACTERISTICS

















## PIN FUNCTIONS

**Boost (Pin 1):** This pin will raise the oscillator frequency by a factor of 10 if tied high.

**CAP+** (Pin 2): Positive Terminal for Pump Capacitor.

GND (Pin 3): Ground Reference.

**CAP**<sup>-</sup> (**Pin 4**): Negative Terminal for Pump Capacitor.

**V**<sub>OUT</sub> **(Pin 5)**: Output of the Converter.


**SHDN** (**Pin 6**): Shutdown Pin. Tie to V<sup>+</sup> pin or leave floating for normal operation. Tie to ground when in shutdown mode.

**OSC (Pin 7):** Oscillator Input Pin. This pin can be overdriven with an external clock or can be slowed down by connecting an external capacitor between this pin and ground.

V+ (Pin 8): Input Voltage.



## **TEST CIRCUIT**



## APPLICATIONS INFORMATION

#### Theory of Operation

To understand the theory of operation of the LTC1144, a review of a basic switched-capacitor building block is helpful.

In Figure 2, when the switch is in the left position, capacitor C1 will charge to voltage V1. The total charge on C1 will be q1 = C1V1. The switch then moves to the right, discharging C1 to voltage V2. After this discharge time, the charge on C1 is q2 = C1V2. Note that charge has been transferred from the source V1 to the output V2. The amount of charge transferred is:

$$\Delta q = q1 - q2 = C1(V1 - V2)$$

$$V1 \longrightarrow f$$

$$C1 \longrightarrow C2 \longrightarrow R_L$$

$$V2 \longrightarrow R_L$$

$$V3 \longrightarrow C1 \longrightarrow C2 \longrightarrow R_L$$

Figure 2. Switched-Capacitor Building Block

If the switch is cycled f times per second, the charge transfer per unit time (i.e., current) is:

$$I = f \times \Delta q = f \times C1(V1 - V2)$$

Rewriting in terms of voltage and impedance equivalence,

$$I = \frac{V1 - V2}{\left(\frac{1}{f \times C1}\right)} = \frac{V1 - V2}{R_{EQUIV}}$$

A new variable R<sub>EQUIV</sub> has been defined such that

 $R_{EQUIV} = 1/(f \times C1)$ . Thus, the equivalent circuit for the switched-capacitor network is as shown in Figure 3.

Examination of Figure 4 shows that the LTC1144 has the same switching action as the basic switched-capacitor building block. With the addition of finite switch on-resistance and output voltage ripple, the simple theory, although not exact, provides an intuitive feel for how the device works.

For example, if you examine power conversion efficiency as a function of frequency (see Figure 5), this simple




Figure 3. Switched-Capacitor Equivalent Circuit




Figure 4. LTC1144 Switched-Capacitor Voltage Converter Block Diagram

1144fa





## APPLICATIONS INFORMATION

theory will explain how the LTC1144 behaves. The loss, and hence the efficiency, is set by the output impedance. As frequency is decreased, the output impedance will eventually be dominated by the  $1/(f \times C1)$  term and power efficiency will drop.

Note also that power efficiency decreases as frequency goes up. This is caused by internal switching losses which occur due to some finite charge being lost on each switching cycle. This charge loss per unit cycle, when multiplied by the switching frequency, becomes a current loss. At high frequency this loss becomes significant and the power efficiency starts to decrease.




Figure 5. Power Conversion Efficiency and Output Resistance vs Oscillator Frequency

## SHDN (Pin 6)

The LTC1144 has a  $\overline{SHDN}$  pin that will disable the internal oscillator when it is pulled low. The supply current will also drop to  $8\mu A$ .

## OSC (Pin 7) and Boost (Pin 1)

The switching frequency can be raised, lowered or driven from an external source. Figure 6 shows a functional diagram of the oscillator circuit.

By connecting the boost pin (pin 1) to  $V^+$ , the charge and discharge current is increased, and hence the frequency is increased by approximately 10 times. Increasing the frequency will decrease output impedance and ripple for higher load currents.

Loading pin 7 with more capacitance will lower the




Figure 6. Oscillator




Figure 7. External Clocking

frequency. Using the boost (pin 1) in conjunction with external capacitance on pin 7 allows user selection of the frequency over a wide range.

Driving the LTC1144 from an external frequency source can be easily achieved by driving pin 7 and leaving the boost pin open as shown in Figure 7. The output current from pin 7 is small, typically  $4\mu A$ , so a logic gate is capable of driving this current. The choice of using a CMOS logic gate is best because it can operate over a wide supply voltage range (3V to 15V) and has enough voltage swing to drive the internal Schmitt trigger shown in Figure 6. For 5V applications, a TTL logic gate can be used by simply adding an external pull-up resistor (see Figure 7).

#### **Capacitor Selection**

External capacitors C1 and C2 are not critical. Matching is not required, nor do they have to be high quality or tight tolerance. Aluminum or tantalum electrolytics are excellent choices, with cost and size being the only consideration.



## TYPICAL APPLICATIONS

#### **Negative Voltage Converter**

Figure 8 shows a typical connection which will provide a negative supply from an available positive supply. This circuit operates over full temperature and power supply ranges *without* the need of any external diodes.

The output voltage (pin 5) characteristics of the circuit are those of a nearly ideal voltage source in series with a  $56\Omega$  resistor. The  $56\Omega$  output impedance is composed of two terms: 1) the equivalent switched capacitor resistance (see Theory of Operation), and 2) a term related to the on-resistance of the MOS switches.




Figure 8. Negative Voltage Converter

At an oscillator frequency of 10kHz and C1 =  $10\mu F$ , the first term is:

$$R_{EQUIV} = \frac{1}{(f_{OSC}/2) \times C1} = \frac{1}{5 \times 10^3 \times 10 \times 10^{-6}} = 20\Omega$$

Notice that the above equation for  $R_{EQUIV}$  is not a capacitive reactance equation ( $X_C = 1/\omega C$ ) and does not contain a  $2\pi$  term.

The exact expression for output impedance is extremely complex, but the dominant effect of the capacitor is clearly shown in Figure 5. For C1 = C2 =  $10\mu\text{F}$ , the output impedance goes from  $56\Omega$  at  $f_{OSC}$  = 10kHz to  $250\Omega$  at  $f_{OSC}$  = 10kHz. As the  $1/(f \times C)$  term becomes large compared to the switch on-resistance term, the output resistance is determined by  $1/(f \times C)$  only.

#### **Voltage Doubling**

Figure 9 shows a two-diode capacitive voltage doubler. With a 15V input, the output is 29.45V with no load and 28.18V with a 10mA load.




Figure 9. Voltage Doubler

#### **Ultra-Precision Voltage Divider**

An ultra-precision voltage divider is shown in Figure 10. To achieve the 0.002% accuracy indicated, the load current should be kept below 100nA. However, with a slight loss in accuracy, the load current can be increased.




Figure 10. Ultra-Precision Voltage Divider

#### **Battery Splitter**

A common need in many systems is to obtain (+) and (-) supplies from a single battery or single power supply system. Where current requirements are small, the circuit shown in Figure 11 is a simple solution. It provides symmetrical ± output voltages, both equal to one half the input voltage. The output voltages are both referenced to pin 3 (output common).




Figure 11. Battery Splitter

1144fa







## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

#### N Package 8-Lead PDIP (Narrow .300 Inch)

(Reference LTC DWG # 05-08-1510 Rev I)





NOTE:

note: 1. Dimensions are  $\frac{\text{Inches}}{\text{Millimeters}}$ 


<sup>\*</sup>THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

#### S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610 Rev G)



S08 REV G 0212

# **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	04/14	Change 0.0002% to 0.002% under the Ultra-Precision Voltage Divider section.	8

## TYPICAL APPLICATION

#### Regulated -5V Output Voltage

Figure 12 shows a regulated -5V output with a 9V input. With a 0mA to 5mA load current, the  $R_{OUT}$  is below 20 $\Omega$ .

#### **Paralleling for Lower Output Resistance**

Additional flexibility of the LTC1144 is shown in Figure 13. Two LTC1144s are connected in parallel to provide a lower effective output resistance. However, if the output resistance is dominated by  $1/(f \times C1)$ , increasing the capacitor size (C1) or increasing the frequency will be of more benefit than the paralleling circuit shown.




Figure 12. A Regulated -5V Supply




Figure 13. Paralleling for Lower Output Resistance

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1054	15V, 100mA Inverting Charge Pump	$V_{IN}$ = 3.5V to 15V, $V_{OUT(MAX)}$ = ±15V, $I_Q$ = 2.5mA, $I_{SD}$ = <1 $\mu$ A, DIP-8, S0-8 Packages
LTC1046	6V, 100mA Inverting Charge Pump	$V_{IN} = 1.5V \text{ to 6V}, V_{OUT(MAX)} = 3V, I_Q = 200\mu\text{A}, I_{SD} = <1\mu\text{A}, SO-8 Package}$
LT®3463/ LT3463A	250mA (I <sub>SW</sub> ), Boost/Inverter Dual, Micropower DC/DC Converter with Integrated Schottky Diodes	$V_{IN}$ = 2.4V to 15V, $V_{OUT(MAX)}$ = ±40V, $I_Q$ = 40 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, DFN Package
LT1615/ LT1615-1	300mA/80mA I <sub>SW</sub> , Constant Off-Time, High Efficiency Step-Up DC/DC Converter	$V_{IN}$ = 1.2V to 15V, $V_{OUT(MAX)}$ = 34V, $I_Q$ = 20 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, ThinSOT Package
LT3467/ LT3467A	1.1A (I <sub>SW</sub> ), 1.3MHz/2.1MHz, High Efficiency Step-Up DC/DC Converter with Integrated Soft-Start	$V_{IN}$ = 2.4V to 16V, $V_{OUT(MAX)}$ = 40V, $I_Q$ = 1.2mA, $I_{SD}$ = <1 $\mu$ A, ThinSOT Package
LT1931/ LT1931A	1A (I <sub>SW</sub> ), 1.2MHz/2.2MHz High Efficiency Inverting DC/DC Converter	$V_{IN}$ = 2.6V to 16V, $V_{OUT(MAX)}$ = 34V, $I_Q$ = 4.2mA/5.5mA, $I_{SD}$ = <1 $\mu$ A, ThinSOT Package