
ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V ⁺ to V ⁻)	18V
Input Differential Voltage	18V
Input Pin Voltage to V ⁻	. +24V/–10V
Shutdown Pin Voltage Above V ⁻	18V
Shutdown Pin Current	±10mA
Output Short-Circuit Duration (Note 2)	Indefinite

Operating Temperature Range (Note 10)..-40°C to 85°C Specified Temperature Range (Note 11) ..-40°C to 85°C Junction Temperature 150°C Storage Temperature Range-65°C to 150°C Lead Temperature (Soldering, 10 sec) 300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT1784CS5#PBF	LT1784CS5#TRPBF	LTJD	5-Lead Plastic TSOT-23	-40°C to 85°C
LT1784IS5#PBF	LT1784IS5#TRPBF	LTSN	5-Lead Plastic TSOT-23	-40°C to 85°C
LT1784CS6#PBF	LT1784CS6#TRPBF	LTIW	6-Lead Plastic TSOT-23	-40°C to 85°C
LT1784IS6#PBF	LT1784IS6#TRPBF	LTIX	6-Lead Plastic TSOT-23	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS

The • denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = 3V$, OV; $V_S = 5V$, OV, $V_{CM} = V_{OUT} =$ half supply, for the 6-lead part $V_{PIN5} = 0V$, pulse power tested unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	$ \begin{array}{l} T_A = 25^\circ C \\ 0^\circ C \leq T_A \leq 70^\circ C \\ -40^\circ C \leq T_A \leq 85^\circ C \end{array} \end{array} $	•		1.5	3.5 4.2 4.5	mV mV mV
$\Delta V_{0S} / \Delta T$	Input Offset Voltage Drift (Note 7)	$-40^{\circ}C \le T_A \le 85^{\circ}C$			5	15	μV/°C
I _{OS}	Input Offset Current	V _{CM} = 18V (Note 3)	•		25	50 50	nA μA



ELECTRICAL CHARACTERISTICS temperature range, otherwise specifications are at $T_A = 25$ °C. $V_S = 3V$, OV; $V_S = 5V$, OV, $V_{CM} = V_{OUT} =$ half supply, for the 6-lead part $V_{PIN5} = 0V$, pulse power tested unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
IB	Input Bias Current	V _{CM} = 18V (Note 3) SHDN or V _S = 0V, V _{CM} = 0V to 18V	•		250 225 0.1	500 400	nA µA nA
$\Delta I_{\rm B} / \Delta T$	Input Bias Current Drift	$-40^{\circ}C \le T_A \le 85^{\circ}C$	•		0.4		nA/°C
	Input Noise Voltage	0.1Hz to 10Hz			1.5		μV _{P-P}
e _n	Input Noise Voltage Density	f = 10kHz			25		nV/√Hz
i _n	Input Noise Current Density	f = 10kHz			0.3		pA/√Hz
R _{IN}	Input Resistance	Differential Common Mode, V_{CM} = 0V to (V_{CC} – 1.2V) Common Mode, V_{CM} = 0V to 18V		100 45	200 150 80		kΩ MΩ kΩ
CIN	Input Capacitance				5		pF
V _{CM}	Input Voltage Range		•	0		18	V
CMRR	Common Mode Rejection Ratio (Note 3)	$V_{CM} = 0V$ to $V_{CC} - 1.2V$ $V_{CM} = 0V$ to 18V (Note 6)	•	84 60	95 70		dB dB
PSRR	Power Supply Rejection Ratio	$V_{S} = 3V$ to 12.5V, $V_{CM} = V_{0} = 1V$	•	90	100		dB
A _{VOL}	Large-Signal Voltage Gain	$ \begin{array}{l} V_S = 3V, V_0 = 500mV \ \text{to} \ 2.5V, R_L = 10k \\ V_S = 3V, 0^\circ C \leq T_A \leq 70^\circ C \\ V_S = 3V, -40^\circ C \leq T_A \leq 85^\circ C \end{array} $	•	133 90 60	1000		V/mV V/mV V/mV
		$ \begin{array}{l} V_S = 5V, V_0 = 500mV \ \text{to} \ 4.5V, R_L = 10k \\ V_S = 5V, 0^\circ C \leq T_A \leq 70^\circ C \\ V_S = 5V, -40^\circ C \leq T_A \leq 85^\circ C \end{array} $	•	266 180 120	1000		V/mV V/mV V/mV
V _{OL}	Output Voltage Swing LOW	No Load I _{SINK} = 5mA V _S = 5V, I _{SINK} = 10mA	•		4 200 350	10 400 600	mV mV mV
V _{OH}	Output Voltage Swing HIGH	$V_{S} = 3V$, No Load $V_{S} = 3V$, I _{SOURCE} = 3mA	•	2.885 2.600	2.93 2.8		V V
		V_{S} = 5V, No Load V_{S} = 5V, I _{SOURCE} = 10mA	•	4.885 4.400	4.93 4.7		V V
I _{SC}	Short-Circuit Current (Note 2)	$V_{S} = 3V$, Short to GND $V_{S} = 3V$, Short to V_{CC}		4 15	7.5 30		mA mA
		$V_{S} = 5V$, Short to GND $V_{S} = 5V$, Short to V_{CC}		12.5 20.0	22 40		mA mA
	Minimum Supply Voltage		•		2.5	2.7	V
	Reverse Supply Voltage	I _S = −100μA	•	18			V
I _S	Supply Current (Note 4)		•		500	750 900	μA μA
	Supply Current, Shutdown	V _{PIN5} = 2V, No Load (Note 8)	•		7	18	μΑ
I _{SHDN}	SHDN Pin Current		•		0.5 2.0 5.0	8	nA μA μA
	Output Leakage Current, Shutdown	V _{PIN5} = 2V, No Load (Note 8)	•		0.05	1	μA
	Maximum SHDN Pin Current	V _{PIN5} = 18V, No Load (Note 8)	•		10	30	μA
V _{IL}	SHDN Pin Input Low Voltage	(Note 8)				0.3	V
V _{IH}	SHDN Pin Input High Voltage	(Note 8)	•	2			V
t _{ON}	Turn-On Time	$V_{PIN5} = 5V$ to 0V, $R_L = 10k$ (Note 8)			18		μs
t _{OFF}	Turn-Off Time	$V_{PIN5} = 0V$ to 5V, $R_L = 10k$ (Note 8)			2.2		μs



ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25$ °C. $V_S = 3V$, OV; $V_S = 5V$, OV, $V_{CM} = V_{OUT}$ = half supply, for the 6-lead part $V_{PIN5} = 0V$, pulse power tested unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
GBW	Gain Bandwidth Product (Note 4)		•	1.5 1.2 1.1	2.5		MHz MHz MHz
SR	Slew Rate (Note 5)	$\begin{array}{l} A_V = -1, \; R_L = \infty \\ 0^\circ C \leq T_A \leq 70^\circ C \\ -40^\circ C \leq T_A \leq 85^\circ C \end{array}$	•	1.2 1.1 1.0	2.1		V/µs V/µs V/µs
FPBW	Full-Power Bandwidth (Note 9)	$V_{OUT} = 2V_{P-P}$			350		kHz
ts	Settling Time	$V_{S} = 5V, \Delta V_{OUT} = 2V \text{ to } 0.1\%, A_{V} = -1$			3.7		μs
THD	Distortion	$V_{S} = 3V, V_{0} = 1.8V_{P-P}, A_{V} = 1, R_{L} = 10k, f = 1kHz$			0.001		%

The \bullet denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = \pm 5V$, $V_{CM} = 0V$, $V_{OUT} = 0V$, for the 6-lead part $V_{PIN5} = V^-$, pulse power tested unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	$ \begin{array}{l} T_{A} = 25^{\circ}C \\ 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array} $	•		1.6	3.75 4.50 4.80	mV mV mV
$\Delta V_{0S} / \Delta T$	Input Offset Voltage Drift (Note 7)	$-40^{\circ}C \le T_A \le 85^{\circ}C$	•		5	15	μV/°C
l _{os}	Input Offset Current		•		25	50	nA
I _B	Input Bias Current		•		250	500	nA
$\Delta I_{B} / \Delta T$	Input Bias Current Drift	$0^{\circ}C \le T_A \le 70^{\circ}C$			0.4		nA/°C
	Input Noise Voltage	0.1Hz to 10Hz			1.5		μV _{P-P}
e _n	Input Noise Voltage Density	f = 1kHz			25		nV/√Hz
i _n	Input Noise Current Density	f = 1kHz			0.3		pA/√Hz
R _{IN}	Input Resistance	Differential Common Mode, V _{CM} = –5V to 13V	•	100 45	200 80		kΩ kΩ
C _{IN}	Input Capacitance				5		pF
V _{CM}	Input Voltage Range			-5		13	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -5V$ to 13V		60	70		dB
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 4V$, $R_L = 10k$ $0^{\circ}C \le T_A \le 70^{\circ}C$	•	50 35	100		V/mV V/mV
V _{OL}	Output Voltage Swing LOW	No Load I _{SINK} = 5mA I _{SINK} = 10mA	•		-4.996 -4.800 -4.650	-4.99 -4.60 -4.40	V V V
V _{OH}	Output Voltage Swing HIGH	No Load I _{SOURCE} = 5mA I _{SOURCE} = 10mA	•	4.885 4.550 4.400	4.92 4.75 4.65		V V V
I _{SC}	Short-Circuit Current (Note 2)	Short to GND $0^{\circ}C \le T_{A} \le 70^{\circ}C$	•	15 10	27		mA mA
PSRR	Power Supply Rejection Ratio	V _S = ±1.5V to ±9V		90	100		dB
I _S	Supply Current		•		540	800 975	μΑ μΑ
	Supply Current, Shutdown	$V_{PIN5} = -3V$, $V_S = \pm 5V$, No Load (Note 8)			8	20	μA
I _{SHDN}	SHDN Pin Current	$V_{PIN5} = -4.7V$ (On), $V_S = \pm 5V$, No Load (Note 8) $V_{PIN5} = -3V$ (Shutdown), $V_S = \pm 5V$, No Load (Note 8)	•		0.5 2.0	8	nA μA
	Maximum SHDN Pin Current	$V_{PIN5} = 9V, V_{S} = \pm 9V$ (Note 8)			10	30	μA
	Output Leakage Current, Shutdown	$V_{PIN5} = -7V$, $V_S = \pm 9V$, No Load (Note 8)	•		0.05	1	μA



ELECTRICAL CHARACTERISTICS

The • denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $V_S = \pm 5V$, $V_{CM} = 0V$, $V_{OUT} = 0V$, for the 6-lead part $V_{PIN5} = V^-$, pulse power tested unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{IL}	SHDN Pin Input Low Voltage	$V_{\rm S} = \pm 5V$ (Note 8)				-4.7	V
V _{IH}	SHDN Pin Input High Voltage	$V_{\rm S} = \pm 5V$ (Note 8)		-3			V
t _{ON}	Turn-On Time	V _{PIN5} = 0V to -5V, R _L = 10k (Note 8)			18		μs
t _{OFF}	Turn-Off Time	$V_{PIN5} = -5V$ to 0V, $R_L = 10k$ (Note 8)			2.2		μs
GBW	Gain Bandwidth Product		•	1.55 1.30 1.20	2.6		MHz MHz MHz
SR	Slew Rate	A_V = -1, R_L = $\infty,$ V_0 = ±4V, Measured at V_0 = ±2V 0°C \leq T_A \leq 70°C $-40°C$ \leq T_A \leq 85°C	•	1.3 1.2 1.1	2.2		V/µs V/µs V/µs
FPBW	Full-Power Bandwidth (Note 9)	V _{OUT} = 8V _{P-P}			94		kHz
t _S	Settling Time	$V_{S} = 5V$, $\Delta V_{OUT} = 4V$ to 0.1%, $A_{V} = 1$			3.4		μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: A heat sink may be required to keep the junction temperature below absolute maximum.

Note 3: $V_S = 5V$ limits are guaranteed by correlation to $V_S = 3V$ and $V_S = \pm 5V$ or $V_S = \pm 9V$ tests.

Note 4: $V_S = 3V$ limits are guaranteed by correlation to $V_S = 5V$ and $V_S = \pm 5V$ or $V_S = \pm 9V$ tests.

Note 5: Guaranteed by correlation to slew rate at $V_S = \pm 5V$, and GBW at $V_S = 5V$ and $V_S = \pm 5V$ tests.

Note 6: This specification implies a typical input offset voltage of 5.7mV at V_{CM} = 18V and a maximum input offset voltage of 18mV at V_{CM} = 18V. Note 7: This parameter is not 100% tested.


Note 8: Specifications apply to 6-lead SOT-23 with shutdown.


Note 9: Full-power bandwidth is calculated from the slew rate. FPBW = $SR/2\pi V_P$.

Note 10: The LT1784C is guaranteed functional over the operating temperature range -40°C to 85°C.


Note 11: The LT1784C is guaranteed to meet specified performance from 0°C to 70°C. The LT1784C is designed, characterized and expected to meet specified performance from -40°C to 85°C but is not tested or QA sampled at these temperatures. LT1784I is guaranteed to meet specified performance from -40°C to 85°C.

TYPICAL PERFORMANCE CHARACTERISTICS






Output Voltage vs Large Input Voltage





TYPICAL PERFORMANCE CHARACTERISTICS



1784 G15


TYPICAL PERFORMANCE CHARACTERISTICS





Gain Bandwidth Product and Phase Margin vs Supply Voltage 65 $A_V = -1$ $R_F = R_G = 10k$ f = 5kHzPHASE MARGIN GAIN BANDWIDTH PRODUCT (MHz) 2.2 5.2 5.2 60 PHASE MARGIN (DEG) 55 GAIN BANDWIDTH PRODUCT 2.4 0 2 6 8 10 12 14 16 18 4 TOTAL SUPPLY VOLTAGE (V)


Gain Bandwidth and Phase Margin vs Load Resistance



90 $V_{S} = \pm 2.5V$ 80 70 POSITIVE SUPPLY 60 50 40 NEGATIVE SUPPLY 30 20 10 0 -10 1k 10k 100k 1M FREQUENCY (Hz) 1784 G17


PSRR vs Frequency

CMRR vs Frequency




Output Impedance vs Frequency 1k Vs = ±2.5V 100 OUTPUT IMPEDANCE (Ω) ∏A_V = 100 10 Av = 0.1 0.01 100 1k 10k 100k 1M FREQUENCY (Hz) 1784 G19







Settling Time to 0.1% vs Output Step






TYPICAL PERFORMANCE CHARACTERISTICS












Total Harmonic Distortion + Noise vs Load Resistance



Supply Current vs SHDN Pin Voltage





Total Harmonic Distortion + Noise vs Output Voltage Amplitude






NPUT OFFSET VOLTAGE CHANGE (50µV/DIV)





Small Signal Response





APPLICATIONS INFORMATION

Supply Voltage

The positive supply pin of the LT1784 should be bypassed with a small capacitor (typically 0.1μ F) within an inch of the pin. When driving heavy loads, and additional 4.7μ F electrolytic capacitor should be used. When using split supplies the same is true for the negative supply pin.

The LT1784 is protected against reverse battery voltages up to 18V. In the event a reverse battery condition occurs the supply current is less than 1nA.

Inputs

The LT1784 has two input stages, NPN and PNP (see the Simplified Schematic), resulting in three distinct operating regions as shown in the "Input Bias Current vs Common Mode" Typical Performance Characteristic curve.

For input voltages about 1V or more below V⁺, the PNP input stage is active and the input bias current is typically -250nA. When the input common mode voltage is within 0.6V of the positive rail, the NPN stage is operating and the input bias current is typically 500nA. Increases in temperature will cause the voltage at which operation switches from the PNP input stage to the NPN input stage to move towards V⁺. The input offset voltage of the NPN stage is untrimmed and is typically 3mV.

A Schottky diode in the collector of the input transistors, along with special geometries for these NPN transistors, allow the LT1784 to operate with either or both of its inputs above V⁺. At about 0.3V above V⁺, the NPN input transistors is fully saturated and the input bias current is typically 200µA at room temperature. The input offset voltage is typically 3mV when operating above V⁺. The LT1784 will operate with inputs 18V above V⁻ regardless of V⁺.

The inputs are protected against excursions as much as 10V below V⁻ by an internal 1k resistor in series with each input and a diode from the input to the negative supply. The input stage of the LT1784 incorporates phase reversal protection to prevent the output from phase reversing for inputs up to 9V below V⁻. There are no clamping diodes between the inputs and the maximum differential input voltage is 18V.

Output

The output of the LT1784 can swing to within 80mV of the positive rail and within 4mV of the negative rail with no load. When monitoring input voltages within 80mV of the positive rail or within 4mV of the negative rail, gain should be taken to keep the output from clipping. The LT1784 can typically sink and source over 25mA at ±5V supplies, sourcing current is reduced to 7.5mA at 3V total supplies as noted in the Electrical Characteristics section.

The LT1784 is internally compensated to drive at least 400pF of capacitance under any output loading conditions. A 0.22μ F capacitor in series with a 150Ω resistor between the output and ground will compensate these amplifiers for larger capacitive loads, up to 10,000pF at all output currents.

Distortion

There are two main contributors to distortion in op amps: output crossover distortion as the output transitions from sourcing to sinking current, and distortion caused by nonlinear common mode rejection. If the op amp is operating inverting, there is no common mode induced distortion. If the op amp is operating in the PNP input stage (input not within 1V of V⁺), the CMRR is very good, typically 95dB. When the LT1784 switches between input stages, there is significant nonlinearity in the CMRR. Lower load resistance increases the output crossover distortion but has no effect on the input stage transition distortion. For lowest distortion, the LT1784 should be operated single supply, with the output always sourcing current and with the input voltage swing between ground and $(V^+ - 1V)$. See Typical Performance Characteristics curve, "Total Harmonic Distortion + Noise vs Output Voltage Amplitude."

Gain


The open-loop gain is almost independent of load when the output is sourcing current. This optimizes performance in single supply applications where the load is returned to ground. The Typical Performance Characteric curve "Open-Loop Gain" for various loads shows the details.

APPLICATIONS INFORMATION


Shutdown

The 6-lead part includes a shutdown feature that disables the part, reducing quiescent current and making the output high impedance. The part can be shut down by bringing

TYPICAL APPLICATIONS




SIMPLIFIED SCHEMATIC



the SHDN pin 1.2V or more above V⁻. When shut down, the supply current is less than 1µA (V⁻ \leq V_{OUT} \leq V⁺). In normal operation, the SHDN pin can be tied to V⁻ or left floating. See Typical Performance Characteristics curve, "Supply Current vs SHDN pin Voltage."




PACKAGE DESCRIPTION



2. DRAWING NOT 10 SCALE 3. DIMENSIONS ARE INCLUSIVE OF PLATING 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR 5. MOLD FLASH SHALL NOT EXCEED 0.2854mm 6. JEDEC PACKAGE REFERENCE IS M0-193

S6 Package 6-Lead Plastic TSOT-23 (Reference LTC DWG # 05-08-1636 Rev B)




2. DRAWING NOT TO SCALE 3. DIMENSIONS ARE INCLUSIVE OF PLATING 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR 5. MOLD FLASH SHALL NOT EXCEED 0.254mm

6. JEDEC PACKAGE REFERENCE IS MO-193



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

TYPICAL APPLICATIONS



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1782	Micropower Over-The-Top Rail-to-Rail In/Out Op Amp in SOT-23	55µA Max Supply Current, 800µV Max Offset Voltage
LT1783	1.25MHz Over-The-Top Rail-to-Rail In/Out Op Amp in SOT-23	300µA Max Supply Current, 800µV Max Offset Voltage
LT1797	10MHz Rail-to-Rail In/Out Op Amp in SOT-23	Unity-Gain Stable, 2.25µV/µs Slew Rate
LT1637	1.1MHz Over-The-Top Rail-to-Rail In/Out Op Amp	Micropower, 0.4V/µs Slew Rate
LT1638/LT1639	Dual/Quad 1.2MHz Over-The-Top Rail-to-Rail In/Out Op Amp	Micropower 230µA Max, 0.4V/µs Slew Rate
LT1880	SOT-23 Pico Amp Input, Precision, Rail-to-Rail Output Op Amp	150µV Offset, 900pA Bias Current