

Contents

1	Description	5
2	Pin settings	7
2.1	Connections	7
2.2	Pin description	7
3	Electrical data	10
3.1	Maximum rating	10
3.2	Thermal data	10
4	Electrical characteristics	11
5	Application information	15
5.1	High-voltage startup generator	16
5.2	Zero current detection and triggering block; oscillator block	19
5.3	Burst-mode operation at no load or very light load	22
5.4	Adaptive UVLO	23
5.5	PWM control block	24
5.6	PWM comparator, PWM latch and voltage feedforward blocks	25
5.7	Hiccup-mode OCP	28
5.8	PFC interface	29
5.9	Latched disable function	30
5.10	Soft-start and delayed latched shutdown upon overcurrent	31
5.11	OVP block	33
5.12	Brownout protection	35
5.13	Slope compensation	38
5.14	Summary of L6566A power management functions	38
6	Application examples and ideas	43
7	Package mechanical data	46

8	Order codes	49
9	Revision history	50

List of tables

Table 1. Pin functions 8

Table 2. Absolute maximum ratings 11

Table 3. Thermal data. 11

Table 4. Electrical characteristics 12

Table 5. L6566A light load management features 40

Table 6. L6566A protection. 40

Table 7. External circuits that determine IC behavior upon OVP and OCP 44

Table 8. SO16N dimentions 46

Table 9. Order codes 49

Table 10. Document revision history 50



List of figures

Figure 1.	Block diagram	1
Figure 2.	Typical system block diagram.	7
Figure 3.	Pin connection (through top view)	8
Figure 4.	Multi-mode operation with QR option active	16
Figure 5.	High-voltage startup generator: internal schematic	17
Figure 6.	Timing diagram: normal power-up and power-down sequences	18
Figure 7.	Timing diagram showing short-circuit behavior (SS pin clamped at 5 V)	19
Figure 8.	Zero current detection block, triggering block, oscillator block and related logic	19
Figure 9.	Drain ringing cycle skipping as the load is gradually reduced	20
Figure 10.	Operation of ZCD, triggering and oscillator blocks (QR option active)	22
Figure 11.	Load-dependent operating modes: timing diagrams	23
Figure 12.	Addition of an offset to the current sense lowers the burst-mode operation threshold.	24
Figure 13.	Adaptive UVLO block	24
Figure 14.	Possible feedback configurations that can be used with the L6566A.	25
Figure 15.	Externally controlled burst-mode operation by driving the COMP pin: timing diagram.	26
Figure 16.	Typical power capability change vs. input voltage in QR flyback converters	27
Figure 17.	Left: overcurrent setpoint vs. VFF voltage; right: line feedforward function block.	28
Figure 18.	Hiccup-mode OCP: timing diagram	30
Figure 19.	Possible interfaces between the L6566A and a PFC controller	31
Figure 20.	Operation after latched disable activation: timing diagram	32
Figure 21.	Soft-start pin operation under different operating conditions and settings	33
Figure 22.	OVP function: internal block diagram	34
Figure 23.	OVP function: timing diagram	34
Figure 24.	Maximum allowed duty cycle vs. switching frequency for correct OVP detection.	36
Figure 25.	Brownout protection: internal block diagram and timing diagram	37
Figure 26.	AC voltage sensing with the L6566A	38
Figure 27.	Slope compensation waveforms.	39
Figure 28.	Typical low-cost application schematic.	43
Figure 29.	Typical full-feature application schematic (QR operation)	43
Figure 30.	Typical full-feature application schematic (FF operation)	44
Figure 31.	Frequency foldback at light load (FF operation)	45
Figure 32.	Latched shutdown upon mains overvoltage	45
Figure 33.	Package drawing	47
Figure 34.	Recommended footprint (dimensions are in mm).	48

1 Description

The L6566A is an extremely versatile current-mode primary controller IC specifically designed for high-performance offline flyback converters operated from front-end power factor correction (PFC) stages in applications in compliance with EN61000-3-2 or JEITA-MITI regulations.

Both fixed-frequency (FF) and quasi-resonant (QR) operation are supported. The user can choose either of the two depending on application needs.

The device features an externally programmable oscillator; it defines the converter's switching frequency in FF mode and the maximum allowed switching frequency in QR mode.

When FF operation is selected, the IC works like a standard current-mode controller with a maximum duty cycle limited to 70% (min.).

QR operation, when selected, occurs and is achieved through a transformer demagnetization sensing input that triggers MOSFET turn-on. Under some conditions, ZVS (zero-voltage switching) can be achieved. The converter's power capability rise with the input voltage is compensated by line voltage feedforward. At medium and light load, as the QR operating frequency equals the oscillator frequency, a function (valley skipping) is activated to prevent further frequency rise and keep the operation as close to ZVS as possible.


With either FF or QR operation, at very light load the IC enters a controlled burst-mode operation that, along with the built-in non-dissipative high-voltage startup circuit and a reduced quiescent current, helps keep the consumption from the mains low and meet energy saving recommendations.

To allow the meeting of energy saving recommendations in two-stage power-factor-corrected systems as well, the L6566A provides an interface with the PFC controller that enables the re-regulator to be turned off at light load.

An innovative adaptive UVLO helps minimize the issues related to fluctuations in the self-supply voltage due to transformer parasites.

The protection functions included in this device are: not-latched input undervoltage (brownout), output OVP (auto-restart or latch-mode selectable), a first-level OCP with delayed shutdown to protect the system during overload or short-circuit conditions (auto-restart or latch-mode selectable), and a second-level OCP which is invoked when the transformer saturates or the secondary diode fails short. A latched disable input allows easy implementation of OTP with an external NTC, while an internal thermal shutdown prevents IC overheating.


Programmable soft-start, leading-edge blanking on the current sense input for greater noise immunity, slope compensation (in FF mode only), and a shutdown function for externally controlled burst-mode operation or remote ON/OFF control are all features of this device.

Figure 2. Typical system block diagram

2 Pin settings

2.1 Connections

Figure 3. Pin connection (through top view)



2.2 Pin description

Table 1. Pin functions

N°	Pin	Function
1	HVS	High-voltage startup. The pin, able to withstand 700 V, is to be tied directly to the rectified mains voltage. A 1 mA internal current source charges the capacitor connected between the Vcc pin (5) and GND pin (3) until the voltage on the Vcc pin reaches the turn-on threshold, it is then shut down. Normally, the generator is re-enabled when the Vcc voltage falls below 5 V, to ensure a low power throughput during short-circuit. Otherwise, when a latched protection is tripped, the generator is re-enabled 0.5 V below the turn-on threshold, to keep the latch supplied; or, when the IC is turned off by the COMP pin (9) pulled low, the generator is active just below the UVLO threshold to allow a faster restart.
2	N.C.	Not internally connected. Provision for clearance on the PCB to meet safety requirements.
3	GND	Ground. Current return for both the signal part of the IC and the gate-drive. All of the ground connections of the bias components should be tied to a track going to this pin and kept separate from any pulsed current return.
4	GD	Gate driver output. The totem pole output stage is able to drive power MOSFETs and IGBTs with a peak current capability of 800 mA source/sink.

Table 1. Pin functions (continued)

N°	Pin	Function
5	Vcc	Supply voltage of both the signal part of the IC and the gate-driver. The internal high-voltage generator charges an electrolytic capacitor connected between this pin and GND (pin 3) as long as the voltage on the pin is below the turn-on threshold of the IC, after which it is disabled and the chip is turned on. The IC is disabled as the voltage on the pin falls below the UVLO threshold. This threshold is reduced at light load to counteract the natural reduction of the self-supply voltage. Sometimes a small bypass capacitor (0.1 μ F typ.) to GND may be useful in order to get a clean bias voltage for the signal part of the IC.
6	Vcc_PFC	Supply pin output. This pin is intended for supplying the PFC controller IC in systems comprising a PFC pre-regulator or other compatible circuitry. It is internally connected to the Vcc pin (5) via a controlled switch. The switch is closed as the IC starts up and opens when the voltage at the COMP pin is lower than a threshold (light load), whenever the IC is shut down (either latched or not) and during UVLO. If not used, the pin is left floating.
7	CS	Input to the PWM comparator. The current flowing in the MOSFET is sensed through a resistor, the resulting voltage is applied to this pin and compared with an internal reference to determine MOSFET turn-off. The pin is equipped with 150 ns min. blanking time after the gate-drive output goes high for improved noise immunity. A second comparison level located at 1.5 V latches the device off and reduces its consumption in case of transformer saturation or secondary diode short-circuit. The information is latched until the voltage on the Vcc pin (5) goes below the UVLO threshold, and so resulting in intermittent operation. A logic circuit improves sensitivity to temporary disturbances.
8	DIS	IC's latched disable input. Internally, the pin connects a comparator that, when the voltage on the pin exceeds 4.5 V, latches off the IC and brings its consumption to a lower value. The latch is cleared as the voltage on the Vcc pin (5) goes below the UVLO threshold, but the HV generator keeps the Vcc voltage high (see pin 1 description). It is then necessary to recycle the input power to restart the IC. For a quick restart, pull pin 16 (AC_OK) below the disable threshold (see pin 16 description). Bypass the pin with a capacitor to GND (pin 3) to reduce noise pick-up. Ground the pin if the function is not used.
9	COMP	Control input for loop regulation. The pin is driven by the phototransistor (emitter-grounded) of an optocoupler to modulate its voltage by modulating the current sunk. A capacitor placed between the pin and GND (3), as close to the IC as possible to reduce noise pick-up, sets a pole in the output-to-control transfer function. The dynamic of the pin is in the 2.5 to 5 V range. A voltage below an internally defined threshold activates burst-mode operation. The voltage at the pin is bottom-clamped at about 2 V. If the clamp is externally overridden and the voltage is pulled below 1.4 V, the IC shuts down.
10	VREF	An internal generator furnishes an accurate voltage reference (5 V \pm 2%) that can be used to supply few mA to an external circuit. A small film capacitor (0.1 μ F typ.), connected between this pin and GND (3), is recommended to ensure the stability of the generator and to prevent noise from affecting the reference. This reference is internally monitored by a separate auxiliary reference and any failure or drift causes the IC to latch off.

Table 1. Pin functions (continued)

N°	Pin	Function
11	ZCD	Transformer demagnetization sensing input for quasi-resonant operation and OVP input. The pin is externally connected to the transformer's auxiliary winding through a resistor divider. A negative-going edge triggers MOSFET turn-on if QR mode is selected. A voltage exceeding 5 V shuts the IC down and brings its consumption to a lower value (OVP). Latch-off or auto-restart mode is selectable externally. This function is strobed and digitally filtered to increase noise immunity.
12	MODE/SC	Operating mode selection. If the pin is connected to the VREF pin (7) quasi-resonant operation is selected and the oscillator (pin 13, OSC) determines the maximum allowed operating frequency. Fixed-frequency operation is selected if the pin is not tied to VREF, in which case the oscillator determines the actual operating frequency, the maximum allowed duty cycle is set at 70% min. and the pin delivers a voltage ramp synchronized to the oscillator when the gate-drive output is high; the voltage delivered is zero while the gate-drive output is low. The pin is to be connected to pin CS (7) via a resistor for slope compensation.
13	OSC	Oscillator pin. The pin is an accurate 1 V voltage source, and a resistor connected from the pin to GND (pin 3) defines a current. This current is internally used to set the oscillator frequency that defines the maximum allowed switching frequency of the L6566A, if working in QR mode, or the operating switching frequency if working in FF mode.
14	SS	Soft-start current source. At startup, a capacitor C _{ss} between this pin and GND (pin 3) is charged with an internal current generator. During the ramp, the internal reference clamp on the current sense pin (7, CS) rises linearly starting from zero to its final value, therefore causing the duty cycle to increase progressively, starting also from zero. During soft-start the adaptive UVLO function and all functions monitoring the COMP pin are disabled. The soft-start capacitor is discharged whenever the supply voltage of the IC falls below the UVLO threshold. The same capacitor is used to delay IC shutdown (latch-off or auto-restart mode selectable) after detecting an overload condition (OLP).
15	VFF	Line voltage feedforward input. The information on the converter's input voltage is fed into the pin through a resistor divider and is used to change the setpoint of the pulse-by-pulse current limitation (the higher the voltage, the lower the setpoint). The linear dynamics of the pin ranges from 0 to 3 V. A voltage higher than 3 V makes the IC stop switching. If feedforward is not desired, tie the pin to GND (pin 3) directly if a latch-mode OVP is not required (see pin 11, ZCD) or through a resistor if a latch-mode OVP is required. Bypass the pin with a capacitor to GND (pin 3) to reduce noise pick-up.
16	AC_OK	Brownout protection input. A voltage below 0.45 V shuts down (not latched) the IC, lowers its consumption, opens the V _{cc_PFC} pin (6), and clears the latch set by latched protection (DIS > 4.5 V, SS > 6.4 V, VFF > 6.4 V). IC operation is re-enabled as the voltage exceeds 0.45 V. The comparator is provided with current hysteresis: an internal 15 μ A current generator is ON as long as the voltage on the pin is below 0.45 V and is OFF if this value is exceeded. Bypass the pin with a capacitor to GND (pin 3) to reduce noise pick-up. Tie to V _{cc} with a 220 to 680 k Ω resistor if the function is not used.

3 Electrical data

3.1 Maximum rating

Table 2. Absolute maximum ratings

Symbol	Pin	Parameter	Value	Unit
V _{HVS}	1	Voltage range (referred to ground)	-0.3 to 700	V
I _{HVS}	1	Startup current	Self-limited	
V _{CC}	5	IC supply voltage (I _{CC} = 20 mA)	Self-limited	
V _{VCC_PFC}	6	Voltage range	-0.3 to V _{CC}	V
I _{VCC_PFC}	6	Max. source current (continuous)	30	mA
V _{max}	7, 8, 10, 14	Analog inputs and outputs	-0.3 to 7	V
V _{max}	9, 15, 16	Maximum pin voltage (I _{pin} ≤ 1 mA)	Self-limited	
I _{ZCD}	11	Zero current detector max. current	±5	mA
V _{MODE/SC}	12	Voltage range	-0.3 to 5.3	V
V _{OSC}	13	Voltage range	-0.3 to 3.3	V
P _{TOT}		Power dissipation @T _A = 50 °C	0.75	W
T _{STG}		Storage temperature	-55 to 150	°C
T _J		Junction operating temperature range	-40 to 150	°C

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thJA}	Thermal resistance junction to ambient	120	°C/W

4 Electrical characteristics

($T_J = -25$ to 125 °C, $V_{CC} = 12$ V, $C_O = 1$ nF; MODE/SC = V_{REF} $R_T = 20$ k Ω from OSC to GND, unless otherwise specified.)

Table 4. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Supply voltage						
V _{CC}	Operating range after turn-on	V _{COMP} > V _{COMPL}	10.6		23	V
		V _{COMP} = V _{COMPO}	8		23	
V _{CCOn}	Turn-on threshold	(1)	13	14	15	V
V _{CCOff}	Turn-off threshold	(1) V _{COMP} > V _{COMPL}	9.4	10	10.6	V
		(1) V _{COMP} = V _{COMPO}	7.2	7.6	8.0	
Hys	Hysteresis	V _{COMP} > V _{COMPL}		4		V
V _Z	Zener voltage	I _{CC} = 20 mA, IC disabled	23	25	27	V
Supply current						
I _{start-up}	Startup current	Before turn-on, V _{CC} = 13 V		200	250	μA
I _q	Quiescent current	After turn-on, V _{ZCD} = V _{CS} = 1 V		2.6	2.8	mA
I _{CC}	Operating supply current	MODE/SC open		4	4.6	mA
I _{qdis}	Quiescent current	IC disabled ⁽²⁾	330		2500	μA
		IC latched off		440	500	
High-voltage startup generator						
V _{HV}	Breakdown voltage	I _{HV} < 100 μA	700			V
V _{HVstart}	Start voltage	I _{VCC} < 100 μA	65	80	100	V
I _{charge}	V _{CC} charge current	V _{HV} > V _{Hvstart} , V _{CC} > 3 V	0.55	0.85	1	mA
I _{HV, ON}	ON-state current	V _{HV} > V _{Hvstart} , V _{CC} > 3 V			1.6	mA
		V _{HV} > V _{Hvstart} , V _{CC} = 0			0.8	
I _{HV, OFF}	OFF-state leakage current	V _{HV} = 400 V			40	μA
V _{CCrestart}	V _{CC} restart voltage	V _{CC} falling	4.4	5	5.6	V
		(1) IC latched off	12.5	13.5	14.5	
		(1) Disabled by V _{COMP} < V _{COMPOFF}	9.4	10	10.6	
Reference voltage						
V _{REF}	Output voltage	(1) T _J = 25 °C; I _{REF} = 1 mA	4.95	5	5.05	V
V _{REF}	Total variation	I _{REF} = 1 to 5 mA, V _{CC} = 10.6 to 23 V	4.9		5.1	V

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
I_{REF}	Short-circuit current	$V_{REF} = 0$	10		30	mA
	Sink capability in UVLO	$V_{CC} = 6\text{ V}$; $I_{sink} = 0.5\text{ mA}$		0.2	0.5	V
V_{OV}	Overvoltage threshold		5.3	5.7		V
Internal oscillator						
f_{sw}	Oscillation frequency	Operating range	10		300	kHz
		$T_J = 25\text{ °C}$, $V_{ZCD} = 0$, MODE/SC = open	95	100	105	
		$V_{CC}=12\text{ to }23\text{ V}$, $V_{ZCD} = 0$, MODE/SC = open	93	100	107	
V_{OSC}	Voltage reference	(1)	0.97	1	1.03	V
D_{max}	Maximum duty cycle	MODE/SC = open, $V_{COMP} = 5\text{ V}$	70		75	%
Brownout protection						
V_{th}	Threshold voltage	Voltage falling (turn-off)	0.432	0.450	0.468	V
		Voltage rising (turn-on)	0.452	0.485	0.518	V
I_{Hys}	Current hysteresis	$V_{CC} > 5\text{ V}$, $V_{VFF} = 0.3\text{ V}$	12	15	18	μA
$V_{AC_OK_CL}$	Clamp level	(1) $I_{AC_OK} = 100\text{ }\mu\text{A}$	3	3.15	3.3	V
Line voltage feedforward						
I_{VFF}	Input bias current	$V_{VFF} = 0\text{ to }3\text{ V}$, $V_{ZCD} < V_{ZCDth}$			-1	μA
		$V_{ZCD} > V_{ZCDth}$	-0.7	-1		mA
V_{VFF}	Linear operation range			0 to 3		V
V_{OFF}	IC disable voltage		3	3.15	3.3	V
$V_{VFFlatch}$	Latch-off/clamp level	$V_{ZCD} > V_{ZCDth}$		6.4		V
K_C	Control voltage gain ⁽³⁾	$V_{VFF} = 1\text{ V}$, $V_{COMP} = 4\text{ V}$		0.4		V/V
K_{FF}	Feedforward gain ⁽³⁾	$V_{VFF} = 1\text{ V}$, $V_{COMP} = 4\text{ V}$		0.04		V/V
Current sense comparator						
I_{CS}	Input bias current	$V_{CS} = 0$			-1	μA
t_{LEB}	Leading edge blanking		150	250	300	ns
$t_{d(H-L)}$	Delay to output				100	ns
V_{CSx}	Overcurrent setpoint	$V_{COMP} = V_{COMPHI}$, $V_{VFF} = 0\text{ V}$	0.92	1	1.08	V
		$V_{COMP} = V_{COMPHI}$, $V_{VFF} = 1.5\text{ V}$	0.45	0.5	0.55	
		$V_{COMP} = V_{COMPHI}$, $V_{VFF} = 3.0\text{ V}$		0	0.1	
V_{CSdis}	Hiccup-mode OCP level	(1)	1.4	1.5	1.6	V

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
PWM control						
V_{COMPHI}	Upper clamp voltage	$I_{\text{COMP}} = 0$		5.7		V
V_{COMPLO}	Lower clamp voltage	$I_{\text{SOURCE}} = -1 \text{ mA}$		2.0		V
V_{COMPSH}	Linear dynamics upper limit	⁽¹⁾ $V_{\text{VFF}} = 0 \text{ V}$	4.8	5	5.2	V
I_{COMP}	Max. source current	$V_{\text{COMP}} = 3.3 \text{ V}$	320	400	480	μA
R_{COMP}	Dynamic resistance	$V_{\text{COMP}} = 2.6 \text{ to } 4.8 \text{ V}$		25		$\text{k}\Omega$
V_{COMBPM}	Burst-mode threshold	⁽¹⁾	2.52	2.65	2.78	V
		⁽¹⁾ $\text{MODE/SC} = \text{open}$	2.7	2.85	3	
Hys	Burst-mode hysteresis			20		mV
I_{CLAMPL}	Lower clamp capability	$V_{\text{COMP}} = 2 \text{ V}$	-3.5		-1.5	mA
V_{COMPOFF}	Disable threshold	Voltage falling		1.4		V
Zero current detector/overvoltage protection						
V_{ZCDH}	Upper clamp voltage	$I_{\text{ZCD}} = 3 \text{ mA}$	5.4	5.7	6	V
V_{ZCDL}	Lower clamp voltage	$I_{\text{ZCD}} = -3 \text{ mA}$		-0.4		V
V_{ZCDA}	Arming voltage	⁽¹⁾ positive-going edge	85	100	115	mV
V_{ZCDT}	Triggering voltage	⁽¹⁾ negative-going edge	30	50	70	mV
I_{ZCD}	Internal pull-up	$V_{\text{COMP}} < V_{\text{COMPSH}}$			-1	μA
		$V_{\text{ZCD}} < 2 \text{ V}, V_{\text{COMP}} = V_{\text{COMPHI}}$	-130	-100	-70	
I_{ZCDsrc}	Source current capability	$V_{\text{ZCD}} = V_{\text{ZCDL}}$	-3			mA
I_{ZCDsnk}	Sink current capability	$V_{\text{ZCD}} = V_{\text{ZCDH}}$	3			mA
T_{BLANK1}	Turn-on inhibit time	After gate-drive going low		2.5		μs
V_{ZCDth}	OVP threshold		4.85	5	5.15	V
T_{BLANK2}	OVP strobe delay	After gate-drive going low		2		μs
Latched shutdown function						
I_{OTP}	Input bias current	$V_{\text{DIS}} = 0 \text{ to } V_{\text{OTP}}$			-1	μA
V_{OTP}	Disable threshold	⁽¹⁾	4.32	4.5	4.68	V
Thermal shutdown						
V_{th}	Shutdown threshold			180		$^{\circ}\text{C}$
Hys	Hysteresis			40		$^{\circ}\text{C}$
$V_{\text{CC_PFC}}$ function						
I_{leak}	OFF-state leakage current	$V_{\text{COMP}} = 2.5 \text{ V}, V_{\text{VCC_PFC}} = 0$			1	μA
$V_{\text{VCC}} - V_{\text{VCC_PFC}}$	ON-state voltage dropout	$V_{\text{COMP}} = 4 \text{ V}, I_{\text{VCC_PFC}} = 10 \text{ mA}$		0.15	0.3	V

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V _{COMPO}	Level for pin 6 open and lower UVLO off threshold (COMP voltage falling)	(1)	2.61	2.75	2.89	V
		(1) MODE/SC = open	3.02	3.15	3.28	
V _{COMPL}	Level for pin 6 closed and higher UVLO off threshold (COMP voltage rising)	(1)	2.9	3.05	3.2	V
		(1) MODE/SC = open	3.41	3.55	3.69	
T _{delay}	Pin 6 change of state delay	Closed-to-open		10		ms
Mode selection/slope compensation						
MODE _{th}	Threshold for QR operation			3		V
SC _{pk}	Ramp peak (MODE/SC = open)	R _{S-COMP} = 3 kΩ to GND, GD pin high, V _{COMP} = 5 V		1.7		V
SC _{vy}	Ramp starting value (MODE/SC = open)	R _{S-COMP} = 3 kΩ to GND, GD pin high		0.3		V
	Ramp voltage (MODE/SC = open)	GD pin low		0		V
	Source capability (MODE/SC = open)	V _{S-COMP} = V _{S-COMPpk}	0.8			mA
Soft-start						
I _{SS1}	Charge current	T _J = 25 °C, V _{SS} < 2 V, V _{COMP} = 4 V	14	20	26	μA
I _{SS2}		T _J = 25 °C, V _{SS} > 2 V, V _{COMP} = V _{COMPHi}	3.5	5	6.5	
I _{SSdis}	Discharge current	V _{SS} > 2 V	3.5	5	6.5	μA
V _{SSclamp}	High saturation voltage	V _{COMP} = 4 V		2		V
V _{SSDIS}	Disable level	(1) V _{COMP} = V _{COMPHi}	4.85	5	5.15	V
V _{SSLAT}	Latch-off level	V _{COMP} = V _{COMPHi}		6.4		V
Gate driver						
V _{GDH}	Output high-voltage	I _{GDsource} = 5 mA, V _{CC} = 12 V	9.8	11		V
V _{GDL}	Output low-voltage	I _{GDsink} = 100 mA		0.75		V
I _{sourcepk}	Output source peak current		-0.6			A
I _{sinkpk}	Output sink peak current		0.8			A
t _f	Fall time			40		ns
t _r	Rise time			50		ns
V _{GDclamp}	Output clamp voltage	I _{GDsource} = 5 mA; V _{CC} = 20 V	10	11.3	15	V
	UVLO saturation	V _{CC} = 0 to V _{CCon} , I _{sink} = 1 mA		0.9	1.1	V

1. Parameters tracking one another.

2. See [Table 6 on page 41](#) and [Table 7 on page 45](#).3. The voltage feedforward block output is given by: $V_{cs} = K_c (V_{COMP} - 2.5) - K_{FF} V_{VFF}$


5 Application information

The L6566A is a versatile peak-current-mode PWM controller specific to offline flyback converters. The device allows either fixed-frequency (FF) or quasi-resonant (QR) operation, selectable with the MODE/SC pin (12): forcing the voltage on the pin over 3 V (e.g. by tying it to the 5 V reference externally available at the VREF pin, 10) activates QR operation, otherwise the device is FF-operated.

Irrespective of the operating option selected by pin 12, the device is able to work in different modes, depending on the converter's load conditions. If QR operation is selected (see [Figure 4](#)):

1. QR mode at heavy load. Quasi-resonant operation lies in synchronizing MOSFET turn-on to the transformer's demagnetization by detecting the resulting negative-going edge of the voltage across any winding of the transformer. The system then works close to the boundary between discontinuous (DCM) and continuous conduction (CCM) of the transformer. As a result, the switching frequency is different for different line/load conditions (see the hyperbolic-like portion of the curves in [Figure 4](#)). Minimum turn-on losses, low EMI emission, and safe behavior in short-circuit are the main benefits of this kind of operation.
2. Valley-skipping mode at medium/light load. The externally programmable oscillator of the L6566A, synchronized to MOSFET turn-on, enables the designer to define the maximum operating frequency of the converter. As the load is reduced, MOSFET turn-on no longer occurs on the first valley but on the second one, the third one, and so on. In this way the switching frequency no longer increases (piecewise linear portion in [Figure 4](#)).
3. Burst-mode with no or very light load. When the load is extremely light or disconnected, the converter enters a controlled on/off operation with constant peak current. Decreasing the load then results in frequency reduction, which can go down even to a few hundred hertz, therefore minimizing all frequency-related losses and making it easier to comply with energy saving regulations or recommendations. Having the peak current very low, no issue of audible noise arises.

Figure 4. Multi-mode operation with QR option active



If FF operation is selected:

1. FF mode from heavy to light load. The system operates exactly like a standard current mode, at a frequency f_{sw} determined by the externally programmable oscillator: both DCM and CCM transformer operations are possible, depending on whether the power that it processes is greater or less than:

Equation 1

$$Pin_T = \frac{\left(\frac{V_{in} V_R}{V_{in} + V_R} \right)^2}{2 f_{sw} L_p}$$

where V_{in} is the input voltage to the converter, V_R the reflected voltage (i.e. the regulated output voltage times the primary-to-secondary turn ratio) and L_p the inductance of the primary winding. Pin_T is the power level that marks the transition from continuous to discontinuous operation mode of the transformer.


2. Burst-mode with no or very light load. This kind of operation is activated in the same way and results in the same behavior as previously described for QR operation.

The L6566A is specifically designed for flyback converters operated from front-end power factor correction (PFC) stages in applications in compliance with EN61000-3-2 or JEITA-MITI regulations. Pin 6 (V_{cc_PFC}) provides the supply voltage to the PFC control IC.

5.1 High-voltage startup generator


[Figure 5](#) shows the internal schematic of the high-voltage startup generator (HV generator). It is made up of a high-voltage N-channel FET, with a gate biased by a 15 M Ω resistor, with a temperature-compensated current generator connected to its source.

Figure 5. High-voltage startup generator: internal schematic



With reference to the timing diagram of [Figure 6](#), when power is first applied to the converter the voltage on the bulk capacitor (V_{in}) builds up and, at about 80 V, the HV generator is enabled to operate (HV_EN is pulled high) so that it draws about 1 mA. This current, minus the device's consumption, charges the bypass capacitor connected from pin Vcc (5) to ground and causes its voltage to rise almost linearly.



Figure 6. Timing diagram: normal power-up and power-down sequences



As the Vcc voltage reaches the startup threshold (14 V typ.) the low-voltage chip starts operating and the HV generator is cut off by the Vcc_OK signal asserted high. The device is powered by the energy stored in the Vcc capacitor until the self-supply circuit (typically an auxiliary winding of the transformer and a steering diode) develops a voltage high enough to sustain the operation. The residual consumption of this circuit is just the one on the 15 MΩ resistor (≈ 10 mW at 400 Vdc), typically 50-70 times lower, under the same conditions, as compared to a standard startup circuit made with external dropping resistors.

At converter power-down the system loses regulation as soon as the input voltage is so low that either peak current or maximum duty cycle limitation is tripped. Vcc then drops and stops IC activity as it falls below the UVLO threshold (10 V typ.). The Vcc_OK signal is de-asserted as the Vcc voltage goes below a threshold $V_{CC_restart}$ located at about 5 V. The HV generator can now restart. However, if $V_{in} < V_{in_start}$, as illustrated in [Figure 6](#), HV_EN is de-asserted too and the HV generator is disabled. This prevents converter restart attempts and ensures monotonic output voltage decay at power-down in systems where brownout protection (see [Section 5.12](#)) is not used.

The low restart threshold $V_{CC_restart}$ ensures that, during short-circuits, the restart attempts of the device have a very low repetition rate, as shown in the timing diagram of [Figure 7 on page 19](#), and that the converter works safely with extremely low power throughput.

Figure 7. Timing diagram showing short-circuit behavior (SS pin clamped at 5 V)**Figure 8. Zero current detection block, triggering block, oscillator block and related logic**

5.2 Zero current detection and triggering block; oscillator block

The zero current detection (ZCD) and triggering blocks switch on the external MOSFET if a negative-going edge falling below 50 mV is applied to the input (pin 11, ZCD). To do so the triggering block must be previously armed by a positive-going edge exceeding 100 mV.

This feature is typically used to detect transformer demagnetization for QR operation, where the signal for the ZCD input is obtained from the transformer's auxiliary winding used also to supply the L6566A. The triggering block is blanked for $T_{\text{BLANK}} = 2.5 \mu\text{s}$ after MOSFET turn-off to prevent any negative-going edge that follows leakage inductance demagnetization from triggering the ZCD circuit erroneously.

The voltage at the pin is both top and bottom limited by a double clamp, as illustrated in the internal diagram of the ZCD block of [Figure 8](#). The upper clamp is typically located at 5.7 V, while the lower clamp is located at -0.4 V. The interface between the pin and the auxiliary winding is a resistor divider. Its resistance ratio is properly chosen (see [Section 5.11](#)) and the individual resistance values (R_{Z1} , R_{Z2}) are such that the current sourced and sunk by the pin be within the rated capability of the internal clamps ($\pm 3 \text{ mA}$).


At converter power-up, when no signal is coming from the ZCD pin, the oscillator starts up the system. The oscillator is programmed externally by means of a resistor (R_T) connected from pin OSC (13) to ground. With good approximation the oscillation frequency f_{osc} is:

Equation 2

$$f_{\text{osc}} \approx \frac{2 \cdot 10^3}{R_T}$$

(with f_{osc} in kHz and R_T in kW). As the device is turned on, the oscillator starts immediately; at the end of the first oscillator cycle, the voltage on the ZCD pin being zero, the MOSFET is turned on, therefore starting the first switching cycle right at the beginning of the second oscillator cycle. At any switching cycle, the MOSFET is turned off as the voltage on the current sense pin (CS, 7) hits an internal reference set by the line feedforward block, and the transformer starts demagnetization. If this completes (so a negative-going edge appears on the ZCD pin) after a time exceeding one oscillation period $T_{\text{osc}} = 1/f_{\text{osc}}$ from the previous turn-on, the MOSFET is turned on again - with some delay to ensure minimum voltage at turn-on - and the oscillator ramp is reset. If, instead, the negative-going edge appears before T_{osc} has elapsed, it is ignored and only the first negative-going edge after T_{osc} turns on the MOSFET and synchronizes the oscillator. In this way one or more drain ringing cycles are skipped ("valley-skipping mode", [Figure 9](#)) and the switching frequency is prevented from exceeding f_{osc} .

Figure 9. Drain ringing cycle skipping as the load is gradually reduced



Note: *When the system operates in valley skipping-mode, uneven switching cycles may be observed under some line/load conditions, due to the fact that the OFF-time of the MOSFET is allowed to change with discrete steps of one ringing cycle, while the OFF-time needed for cycle-by-cycle energy balance may fall in between. Therefore one or more longer switching cycles is compensated by one or more shorter cycles, and vice versa. However, this mechanism is absolutely normal and there is no appreciable effect on the performance of the converter or on its output voltage.*

If the MOSFET is enabled to turn on but the amplitude of the signal on the ZCD pin is smaller than the arming threshold for some reason (e.g. a heavy damping of drain oscillations, like in some single-stage PFC topologies, or when a turn-off snubber is used), MOSFET turn-on cannot be triggered. This case is identical to what happens at startup: at the end of the next oscillator cycle the MOSFET is turned on, and a new switching cycle takes place after skipping no more than one oscillator cycle.

The operation described so far does not consider the blanking time T_{BLANK} after MOSFET turn-off, and actually T_{BLANK} does not come into play as long as the following condition is met:

Equation 3

$$D \leq 1 - \frac{T_{\text{BLANK}}}{T_{\text{osc}}}$$

where D is the MOSFET duty cycle. If this condition is not met, nothing changes substantially: the time during which MOSFET turn-on is inhibited is extended beyond T_{osc} by a fraction of T_{BLANK} . As a consequence, the maximum switching frequency is a little lower than the programmed value f_{osc} and valley-skipping mode may take place slightly earlier than expected. However this is quite unusual: setting $f_{\text{osc}} = 150$ kHz, the phenomenon can be observed at duty cycles higher than 60%. See [Section 5.11](#) for further implications of T_{BLANK} .

If the voltage on the COMP pin (9) saturates high, which reveals an open control loop, an internal pull-up keeps the ZCD pin close to 2 V during MOSFET OFF-time to prevent noise from false triggering the detection block. When this pull-up is active, the ZCD pin may not be able to go below the triggering threshold, which would stop the converter. To allow auto-restart operation, while ensuring minimum operating frequency in these conditions, the oscillator frequency that retriggers MOSFET turn-on is that of the external oscillator divided by 128. Additionally, to prevent malfunction at converter startup, the pull-up is disabled during the initial soft-start (see [Section 5.10](#)). However, to ensure a correct startup, at the end of the soft-start phase, the output voltage of the converter must meet the condition:

Equation 4


$$V_{\text{out}} > \frac{N_s}{N_{\text{aux}}} R_{\text{Z1}} I_{\text{ZCD}}$$

where N_s is the turn number of the secondary winding, N_{aux} the turn number of the auxiliary winding, and I_{ZCD} the maximum pull-up current (130 μA).

The operation described so far under different operating conditions for the converter is illustrated in the timing diagrams of [Figure 10](#).

If the FF option is selected, the operation is exactly equal to that of a standard current-mode PWM controller. It works at a frequency $f_{sw} = f_{osc}$; both DCM and CCM transformer operations are possible, depending on the operating conditions (input voltage and output load) and on the design of the power stage. The MOSFET is turned on at the beginning of each oscillator cycle and is turned off as the voltage on the current sense pin reaches an internal reference set by the line feedforward block. The maximum duty cycle is limited at 70% minimum. The signal on the ZCD pin in this case is used only for detecting feedback loop failures (see [Section 5.11](#)).

Figure 10. Operation of ZCD, triggering and oscillator blocks (QR option active)



5.3 Burst-mode operation at no load or very light load

When the voltage at the COMP pin (9) falls 20 mV below a threshold fixed internally at a value, V_{COMPBM} , depending on the selected operating mode, the L6566A is disabled with the MOSFET kept in OFF-state and its consumption reduced at a lower value to minimize V_{CC} capacitor discharge.

The control voltage now increases as a result of the feedback reaction to the energy delivery stop (the output voltage is slowly decaying), the threshold is exceeded and the device restarts switching again. In this way the converter works in burst-mode with a nearly constant peak current defined by the internal disable level. A load decreases and then causes a frequency reduction, which can go down even to a few hundred hertz, therefore minimizing all frequency-related losses and making it easier to comply with energy saving regulations. This kind of operation, shown in the timing diagrams of [Figure 11](#) along with the others previously described, is noise-free since the peak current is low.

If it is necessary to decrease the intervention threshold of the burst-mode operation, this can be done by adding a small DC offset on the current sense pin as shown in [Figure 12](#).

Note: *The offset reduces the available dynamics of the current signal; thereby, the value of the sense resistor must be determined taking this offset into account.*

Figure 11. Load-dependent operating modes: timing diagrams





Figure 12. Addition of an offset to the current sense lowers the burst-mode operation threshold




5.4 Adaptive UVLO

A major problem when optimizing a converter for minimum no-load consumption is that the voltage generated by the auxiliary winding under these conditions falls considerably as compared even to few mA load. This very often causes the supply voltage V_{CC} of the control IC to drop and go below the UVLO threshold so that the operation becomes intermittent, which is undesired. Furthermore, this must be traded off against the need of generating a voltage not exceeding the maximum allowed by the control IC at full load.

To help the designer overcome this problem, the device, besides reducing its own consumption during burst-mode operation, also features a proprietary adaptive UVLO function. It consists of shifting the UVLO threshold downwards at light load, namely when the voltage at the COMP pin falls below a threshold V_{COMPO} internally fixed (see [Section 5.8](#)), so as to have more headroom. To prevent any malfunction during transients from minimum to maximum load, the normal (higher) UVLO threshold is re-established when the voltage at the COMP pin exceeds V_{COMPL} (see [Section 5.8](#)) and V_{CC} has exceeded the normal UVLO threshold (see [Figure 13](#)). The normal UVLO threshold ensures that at full load the MOSFET is driven with a proper gate-to-source voltage.

Figure 13. Adaptive UVLO block



5.5 PWM control block

The device is specific to secondary feedback. Typically, there is a TL431 on the secondary side and an optocoupler that transfers output voltage information to the PWM control on the primary side, crossing the isolation barrier. The PWM control input (pin 9, COMP) is driven directly by the phototransistor's collector (the emitter is grounded to GND) to modulate the duty cycle (*Figure 14*, left-hand side circuit).

In applications where a tight output regulation is not required, it is possible to use a primary-sensing feedback technique. In this approach the voltage generated by the self-supply winding is sensed and regulated. This solution, shown in *Figure 14*, right-hand side circuit, is cheaper because no optocoupler or secondary reference is needed, but output voltage regulation, especially as a result of load changes, is quite poor. Ideally, the voltage generated by the self-supply winding and the output voltage should be related by the N_{aux}/N_s turn ratio only. In fact, numerous non-idealities, mainly transformer parasitics, cause the actual ratio to deviate from the ideal one. Line regulation is quite good, in the range of $\pm 2\%$, whereas load regulation is about $\pm 5\%$ and output voltage tolerance is in the range of $\pm 10\%$.

The dynamic of the pin is in the 2.5 to 5 V range. The voltage at the pin is clamped downwards at about 2 V. If the clamp is externally overridden and the voltage on the pin is pulled below 1.4 V, the L6566A shuts down. This condition is latched as long as the device is supplied. While the device is disabled, however, no energy is coming from the self-supply circuit, therefore the voltage on the Vcc capacitor decays and crosses the UVLO threshold after some time, which clears the latch and lets the HV generator restart. This function is intended for an externally controlled burst-mode operation at light load with a reduced output voltage, a technique typically used in multi-output SMPS, such as those for CRT TVs or monitors (see the timing diagram *Figure 15*).

Figure 14. Possible feedback configurations that can be used with the L6566A





Figure 15. Externally controlled burst-mode operation by driving the COMP pin: timing diagram



5.6 PWM comparator, PWM latch and voltage feedforward blocks


The PWM comparator senses the voltage across the current sense resistor R_s and, by comparing it to the programming signal delivered by the feedforward block, determines the exact instant when the external MOSFET must be switched off. Its output resets the PWM latch, previously set by the oscillator or the ZCD triggering block, which asserts the gate-driver output low. The use of PWM latch avoids spurious switching of the MOSFET that may result from the noise generated ("double-pulse suppression").

Cycle-by-cycle current limitation is realized with a second comparator (OCP comparator) that also senses the voltage across the current sense resistor R_s and compares this voltage to a reference value V_{CSX} . Its output is OR-ed with that of the PWM comparator (see the circuit schematic in [Figure 17](#)). In this way, if the programming signal delivered by the feedforward block and sent to the PWM comparator exceeds V_{CSX} , it is the OCP comparator that first resets the PWM latch instead of the PWM comparator. The value of V_{CSX} , thereby, determines the overcurrent setpoint along with the sense resistor R_s .

The power that QR flyback converters with a fixed overcurrent setpoint (like fixed-frequency systems) are able to deliver changes considerably with the input voltage. Obviously, this is not a problem if the flyback converter runs off a fixed voltage bus generated by the PFC pre-regulator; however, with a tracking boost PFC (a "boost follower" PFC), the regulated output voltage at maximum mains voltage can be even twice the value at minimum mains voltage. In this case the issue remains, although it is not as great as without PFC and wide-range mains. With a 1:2 voltage change, the maximum transferable power at maximum line can

be 50% higher than at minimum line, as shown by the upper curve in the diagram of [Figure 16](#). The L6566A has the line feedforward function available to solve this issue.

Figure 16. Typical power capability change vs. input voltage in QR flyback converters



It acts on the overcurrent setpoint V_{CSX} , so that it is a function of the converter's input voltage V_{in} (output of the PFC pre-regulator) sensed through a dedicated pin (15, VFF): the higher the input voltage, the lower the setpoint. This is illustrated in the diagram on the left-hand side of [Figure 17](#): it shows the relationship between the voltage on the VFF and V_{CSX} pin (with the error amplifier saturated high in an attempt to maintain the output voltage regulation):

Equation 5

$$V_{CSX} = 1 - \frac{V_{VFF}}{3} = 1 - \frac{k}{3} V_{in}$$

Note: *If the voltage on the pin exceeds 3 V, switching ceases but the soft-start capacitor is not discharged. The schematic in [Figure 17](#) also shows how the function is included in the control loop.*

With a proper selection of the external divider R1-R2, i.e. of the ratio $k = R2 / (R1 + R2)$, it is possible to achieve the optimum compensation described by the lower curve in the diagram of [Figure 16](#).

The optimum value of k , k_{opt} , which minimizes the power capability variation over the input voltage range, is the one that provides equal power capability at the extremes of the range. The exact calculation is complex, and non-idealities shift the real-world optimum value from the theoretical one. It is therefore more practical to provide a first cut value, easily calculated, and then to fine-tune experimentally.

Assuming that the system operates exactly at the boundary between DCM and CCM, and neglecting propagation delays, the following expression for k_{opt} can be found:

Equation 6

$$k_{\text{opt}} = 3 \cdot \frac{V_R}{V_{\text{inmin}} \cdot V_{\text{inmax}} + (V_{\text{inmin}} + V_{\text{inmax}}) \cdot V_R}$$


Experience shows that this value is typically lower than the real one. Once the maximum peak primary current, I_{PKpmax} , occurring at minimum input voltage V_{inmin} has been found, the value of R_s can be determined from (2):

Equation 7

$$R_s = \frac{1 - \frac{k_{\text{opt}}}{3} V_{\text{inmin}}}{I_{\text{PKpmax}}}$$

The converter is then bench tested to find the output power level P_{outlim} where regulation is lost (because overcurrent is being tripped) both at $V_{\text{in}} = V_{\text{inmin}}$ and $V_{\text{in}} = V_{\text{inmax}}$.

Figure 17. Left: overcurrent setpoint vs. VFF voltage; right: line feedforward function block



If $P_{\text{outlim}} @ V_{\text{inmax}} > P_{\text{outlim}} @ V_{\text{inmin}}$ the system is still undercompensated and k needs to increase; if $P_{\text{outlim}} @ V_{\text{inmax}} < P_{\text{outlim}} @ V_{\text{inmin}}$ the system is overcompensated and k needs to decrease. This continues until the difference between the two values is acceptably low. Once the true k_{opt} is found in this way, it is possible that P_{outlim} turns out slightly different from the target; to correct this, the sense resistor R_s needs adjusting and the above tuning process is repeated with the new R_s value. Typically, a satisfactory setting is achieved in no more than a couple of iterations.

In applications where this function is not wanted, e.g. because the PFC stage regulates at a fixed voltage, the VFF pin can be simply grounded, directly or through a resistor, depending on whether one wants the OVP function to be auto-restart or latched mode (see [Section 5.11](#)). The overcurrent setpoint is then fixed at the maximum value of 1 V. If a lower setpoint is desired to reduce the power dissipation on R_s , the pin can be also biased at a fixed voltage using a divider from VREF (pin 10).

If the FF option is selected, the line feedforward function can be still used to compensate for the total propagation delay T_d of the current sense chain (internal propagation delay $t_{d(H-L)}$ plus the turn-off delay of the external MOSFET), which in standard current mode PWM controllers is done by adding an offset on the current sense pin proportional to the input voltage. In that case, the divider ratio k , which is much smaller when compared to that used with the QR option selected, can be calculated with the following equation:

Equation 8

$$k_{opt} = 3 \frac{T_d}{R_s L_p}$$

where L_p is the inductance of the primary winding. In case a constant maximum power capability vs. the input voltage is not required, the VFF pin can be grounded, directly or through a resistor (see [Section 5.11](#)), therefore fixing the overcurrent setpoint at 1 V, or biased at a fixed voltage through a divider from VREF to get a lower setpoint.

It is possible to bypass the pin to ground with a small film capacitor (e.g. 1-10 nF) to ensure a clean operation of the IC even in a noisy environment.


The pin is internally forced to ground during UVLO, after activating any latched protection and when the COMP pin is pulled below its low clamp voltage (see [Section 5.5](#)).

5.7 Hiccup-mode OCP

A third comparator senses the voltage on the current sense input and shuts down the device if the voltage on the pin exceeds 1.5 V, a level well above that of the maximum overcurrent setpoint (1 V). Such an anomalous condition is typically generated by either a short-circuit of the secondary rectifier or a shorted secondary winding, or a hard-saturated flyback transformer.

To distinguish an actual malfunction from a disturbance (e.g. induced during ESD tests), the first time the comparator is tripped, the protection circuit enters a “warning state”. If, in the next switching cycle, the comparator is not tripped, a temporary disturbance is assumed and the protection logic is reset in its idle state; if the comparator is tripped again a real malfunction is assumed and the L6566A is stopped. Depending on the time relationship between the detected event and the oscillator, occasionally the device may stop after the third detection.

This condition is latched as long as the device is supplied. While it is disabled, however, no energy is coming from the self-supply circuit; so the voltage on the Vcc capacitor decays and crosses the UVLO threshold after some time, which clears the latch. If the internal startup generator is still off, then the Vcc voltage still needs to go below its restart voltage before the Vcc capacitor is charged again and the device restarted. Ultimately, this results in a low-frequency intermittent operation (hiccup-mode operation), with very low stress on the power circuit. This special condition is illustrated in the timing diagram of [Figure 18](#).


Figure 18. Hiccup-mode OCP: timing diagram

5.8 PFC interface

The device is specifically designed to minimize converter losses under light or no-load conditions, and a special function has been provided to help the designer meet energy saving requirements even in power-factor-corrected systems where a PFC pre-regulator precedes the isolated DC-DC converter.

In fact, EMC regulations require compliance with low-frequency harmonic emission limits at nominal load; no limit is envisaged when the converter operates with a light load. Then the PFC pre-regulator can be turned off, therefore saving the no-load consumption of this stage (0.5÷1 W).

To do so, the L6566A provides the Vcc_PFC pin (6): this pin is internally connected to the Vcc pin (5) via a PNP transistor, normally closed, that opens when the voltage V_{COMP} falls below V_{COMPO} , a threshold internally set at a value depending on whether QR operation or FF operation is selected. This pin is intended for supplying the PFC controller of the pre-regulator as shown in [Figure 16](#). The switch is thermally protected, so that the IC stops if an external failure causes the pin to be overloaded for too long a time or shorted to ground.

Figure 19. Possible interfaces between the L6566A and a PFC controller

To prevent intermittent operation of the PFC stage, some hysteresis is provided: if the internal switch is open, it is closed (which re-enables the PFC pre-regulator) when V_{COMP} exceeds $V_{COMPL} > V_{COMPO}$. Additionally, to reject V_{COMP} undershoots during transients, V_{COMP} must stay below V_{COMPO} for more than 1024 oscillator cycles in order for the Vcc_PFC pin to open. Entering burst-mode ($V_{COMP} < V_{COMPBPM}$) opens Vcc_PFC immediately.

Besides pin 6 going open, when V_{COMP} falls below V_{COMPO} the UVLO threshold is set 2.4 V below to compensate for the drop of the voltage delivered by the self-supply circuit that occurs at light load (see [Section 5.4](#)).

5.9 Latched disable function


The device is equipped with a comparator having the non-inverting input externally available at the DIS pin (8) and with the inverting input internally referenced to 4.5 V. As the voltage on the pin exceeds the internal threshold, the device is immediately shut down and its consumption reduced to a low value.

The information is latched and it is necessary to let the voltage on the Vcc pin go below the UVLO threshold to reset the latch and restart the device. To keep the latch supplied as long as the converter is connected to the input source, the HV generator is activated periodically so that Vcc oscillates between the startup threshold V_{ccON} and $V_{ccON} - 0.5$ V. Activating the HV generator in this way cuts its power dissipation approximately by three (as compared to the case of continuous conduction) and keeps peak silicon temperature close to the average value.

To let the L6566A restart it is then necessary to disconnect the converter from the input source. Pulling pin 16 (AC_OK) below the disable threshold (see [Section 5.12](#)) stops the HV generator until Vcc falls below $V_{cc_{restart}}$, so that the latch can be cleared and a quicker restart is allowed as the input source is removed. This operation is shown in the timing diagram of [Figure 20](#).

This function is useful to easily implement a latched overtemperature protection by biasing the pin with a divider from VREF, where the upper resistor is an NTC physically located close to a heating element like the MOSFET, or the transformer. The DIS pin is a high-impedance input, it is therefore prone to pick-up noise, which might give origin to undesired latch-off of the device. It is possible to bypass the pin to ground with a small film capacitor (e.g. 1-10 nF) to prevent any malfunctioning of this kind.

Figure 20. Operation after latched disable activation: timing diagram



5.10 Soft-start and delayed latched shutdown upon overcurrent

At device startup, a capacitor (C_{SS}) connected between the SS pin (14) and ground is charged by an internal current generator, I_{SS1} , from zero up to about 2 V where it is clamped. During this ramp, the overcurrent setpoint progressively rises from zero to the value imposed by the voltage on the VFF pin 15, (see [Section 5.6](#)); MOSFET conduction time increases gradually, therefore controlling the startup inrush current. The time needed for the overcurrent setpoint to reach its steady-state value, referred to as soft-start time, is approximately:

Equation 9

$$T_{SS} = \frac{C_{SS}}{I_{SS1}} V_{CSX} (V_{VFF}) = \frac{C_{SS}}{I_{SS1}} \left(1 - \frac{V_{VFF}}{3} \right)$$

During the ramp (i.e. until $V_{SS} = 2$ V) all the functions that monitor the voltage on the COMP pin are disabled.

The soft-start pin is also invoked whenever the control voltage (COMP) saturates high, which reveals an open-loop condition for the feedback system. This condition very often occurs at startup, but may be also caused by either a control loop failure or a converter overload/short-circuit. A control loop failure results in an output overvoltage that is handled by the OVP function of the L6566A (see [Section 5.11](#)). In the case of QR operation, a short-circuit causes the converter to run at a very low frequency, then with very low power capability. This causes the self-supply system that powers the device to switch off, so that

the converter works intermittently, which is very safe. In case of overload the system has a power capability lower than that at nominal load but the output current may be quite high and overstressing the output rectifier. In the case of FF operation the capability is almost unchanged and both short-circuit and overload conditions are more critical to handle.


The L6566A, regardless of the operating option selected, makes it easier to handle such conditions: the 2 V clamp on the SS pin is removed and a second internal current generator $I_{SS2} = I_{SS1} / 4$ keeps on charging C_{SS} . As the voltage reaches 5 V, the device is disabled, if it is allowed to reach $2 V_{BE}$ over 5 V, the device is latched off. In the former case the resulting behavior is identical to that under short-circuit illustrated in [Figure 6](#); in the latter case the result is identical to that of [Figure 20](#). See [Section 5.9](#) for additional details.

A diode, with the anode to the SS pin and the cathode connected to the VREF pin (10) is the simplest way to select either auto-restart mode or latch-mode behavior upon overcurrent. If the overload disappears before the C_{SS} voltage reaches 5 V, the I_{SS2} generator is turned off and the voltage gradually brought back down to 2 V. Refer to [Section 6](#) ([Figure 7](#)) for additional hints.

If latch-mode behavior is desired also for converter short-circuit, make sure that the supply voltage of the device does not fall below the UVLO threshold before activating the latch.

[Figure 21](#) shows soft-start pin behavior under different operating conditions and with different settings (latch-mode or auto-restart).

Figure 21. Soft-start pin operation under different operating conditions and settings



Note: Unlike other PWM controllers provided with a soft-start pin, in the L6566A, grounding the SS pin does not guarantee that the gate-driver is disabled.

5.11 OVP block

The OVP function of the L6566A monitors the voltage on the ZCD pin (11) in the MOSFET OFF-time, during which the voltage generated by the auxiliary winding tracks the converter output voltage. If the voltage on the pin exceeds an internal 5 V reference, a comparator is triggered, an overvoltage condition is assumed and the device is shut down. An internal current generator is activated that sources 1 mA out of the VFF pin (15). If the VFF voltage is allowed to reach 2 V_{be} over 5 V, the L6566A is latched off. See [Section 5.9](#) for more details on the IC's behavior under these conditions. If the impedance externally connected to pin 15 is so low that the 5+2 V_{BE} threshold cannot be reached or if some means is provided to prevent that, the device is able to restart after the V_{cc} has dropped below 5 V. Refer to [Section 6 \(Table 7\)](#) for additional hints.

Figure 22. OVP function: internal block diagram





Figure 23. OVP function: timing diagram



The ZCD pin is connected to the auxiliary winding through a resistor divider R_{Z1} , R_{Z2} (see [Figure 8](#)). The divider ratio $k_{OVP} = R_{Z2} / (R_{Z1} + R_{Z2})$ is chosen equal to:

Equation 10

$$k_{OVP} = \frac{5}{V_{out_{OVP}}} \frac{N_s}{N_{aux}}$$

where $V_{out_{OVP}}$ is the output voltage value that is to activate the protection, N_s is the turn number of the secondary winding and N_{aux} is the turn number of the auxiliary winding. The value of R_{Z1} is such that the current sourced by the ZCD pin be within the rated capability of the internal clamp:

Equation 11

$$R_{Z1} \geq \frac{1}{3 \cdot 10^{-3}} \frac{N_{aux}}{N_p} V_{in_{max}}$$

where $V_{in_{max}}$ is the maximum DC input voltage and N_s the turn number of the primary winding. See [Section 5.2](#) for additional details.

To reduce sensitivity to noise and prevent the latch from being erroneously activated, first the OVP comparator is active only for a small time window (typically, 0.5 μ s), starting 2 μ s after MOSFET turn-off, to reject the voltage spike associated to the positive-going edges of the voltage across the auxiliary winding V_{aux} ; secondly, to stop the L6566A, the OVP comparator must be triggered for four consecutive switching cycles. A counter, which is reset every time the OVP comparator is not triggered in one switching cycle, is provided for this purpose.

[Figure 22](#) shows the internal block diagram, while the timing diagrams in [Figure 23](#) illustrate the operation.


Note: *To use the OVP function effectively, i.e. to ensure that the OVP comparator is always interrogated during MOSFET OFF-time, the duty cycle D under open-loop conditions must fulfill the following inequality:*

Equation 12

$$D + T_{BLANK2} f_{sw} \leq 1$$

where $T_{BLANK2} = 2 \mu$ s; this is also illustrated in the diagram of [Figure 24](#).

Figure 24. Maximum allowed duty cycle vs. switching frequency for correct OVP detection




5.12 Brownout protection

Brownout protection is basically a not-latched device shutdown function activated when a condition of mains undervoltage is detected. There are several reasons why it may be desirable to shut down a converter during a brownout condition, which occurs when the mains voltage falls below the minimum specification of normal operation.

Firstly, a brownout condition may cause overheating of the PFC front-end due to an excess of RMS current. Secondly, brownout can also cause the PFC pre-regulator to work open loop. This could be dangerous to the PFC itself and the downstream converter, should the input voltage return abruptly to its rated value, given the slow response of PFC to transient events. Finally, spurious restarts may occur during converter power-down, therefore causing the output voltage not to decay to zero monotonically.

The L6566A shutdown upon brownout is accomplished by means of an internal comparator, as shown in the block diagram of [Figure 25](#), which shows the basic circuit usage. The inverting input of the comparator, available on the AC_OK pin (16), is supposed to sense a voltage proportional to either the RMS or the peak mains voltage; the non-inverting input is internally referenced to 0.485 V with 35 mV hysteresis. If the voltage applied on the AC_OK pin before the device starts operating does not exceed 0.485 V or if it falls below 0.45 V while the device is running, the AC_OK signal goes high, the Vcc_PFC pin is open and the device shuts down, with the soft-start capacitor discharged and the gate-drive output low. Additionally, in case the device has been latched off by some protection function (in which case Vcc is oscillating between V_{CCON} and $V_{CCON} - 0.5$ V), the AC_OK voltage falling below 0.45 V clears the latch. This feature can be used to allow a quicker restart as the input source is removed.

Figure 25. Brownout protection: internal block diagram and timing diagram



While the brownout protection is active the startup generator keeps on working but, there being no PWM activity, the Vcc voltage continuously oscillates between the startup and the HV generator restart thresholds, as shown in the timing diagram of [Figure 25](#).

The brownout comparator is provided with current hysteresis in addition to voltage hysteresis: an internal 15 μA current sink is ON as long as the voltage applied on the AC_OK pin is such that the AC_FAIL signal is high. This approach provides an additional degree of freedom: it is possible to set the ON threshold and the OFF threshold separately by properly choosing the resistors of the external divider (see [Equation 13](#) and [14](#) below). With just voltage hysteresis, instead, fixing one threshold automatically fixes the other one depending on the built-in hysteresis of the comparator.

With reference to [Figure 25](#), the following relationships can be established for the ON (V_{senON}) and OFF (V_{senOFF}) thresholds of the sensed voltage:

Equation 13


$$\frac{V_{\text{senON}} - 0.485}{R_H} = 15 \cdot 10^{-6} + \frac{0.485}{R_L} \quad \frac{V_{\text{senOFF}} - 0.45}{R_H} = \frac{0.45}{R_L}$$

which, solved for R_H and R_L , yield:

Equation 14

$$R_H = \frac{V_{\text{senON}} - 1.078 \cdot V_{\text{senOFF}}}{15 \cdot 10^{-6}}; \quad R_L = R_H \frac{0.45}{V_{\text{senOFF}} - 0.45}$$

Figure 26. AC voltage sensing with the L6566A



It is usually convenient to not use additional dividers connected to high-voltage rails because this could make it difficult to meet no-load consumption targets envisaged by energy-saving regulations. [Figure 26](#) shows a simple voltage sensing technique that makes use of the divider already used by the PFC control chip to sense the AC mains voltage with just the addition of an extra tap.

The small-signal NPN Q and the capacitor C_F create a peak detector, so that the information of the RMS mains voltage can be found across C_F . The tap position determines the DC voltage to be sensed by the AC_OK pin. It is convenient to use a level as high as possible to minimize the effect of V_{BE} changes with temperature. However, it may be necessary to limit the maximum sensed voltage below 7 V to prevent Q's emitter reverse breakdown; it would not be destructive because the reverse current would be quite small (the resistors seen by

the base terminal are several ten kW) but this could distort the signal on the MULT pin of the PFC chip and adversely affect the operation of the pre-regulator. C_F needs to be quite a big capacitor (in the μF) to have small residual ripple superimposed on the DC level; as a rule-of-thumb, use a time constant $(R_L + R_H) \cdot C_F$ at least 4-5 times the maximum line cycle period, then fine-tune if needed, considering also transient conditions such as mains missing cycles.


If temperature effects are critical, the NPN Q can be replaced by a PNP-NPN pair arranged as shown in [Figure 26](#) on the right-hand side; other sensing techniques may also be adopted.

The voltage on the pin is clamped upwards at about 3.15 V; then, if the function is not used, the pin must be connected to V_{CC} through a resistor (220 to 680 k Ω).

5.13 Slope compensation

The MODE/SC pin (12), when not connected to VREF, provides a voltage ramp during MOSFET ON-time synchronous to that of the internal oscillator sawtooth, with 0.8 mA minimum current capability. This ramp is intended for implementing additive slope compensation on current sense. This is needed to avoid the sub-harmonic oscillation that arises in all peak-current-mode-controlled converters working at fixed frequency in continuous conduction mode with a duty cycle close to or exceeding 50%.

Figure 27. Slope compensation waveforms



The compensation is realized by connecting a programming resistor between this pin and the current sense input (pin 7, CS). The CS pin must be connected to the sense resistor with another resistor to make a summing node on the pin. Since no ramp is delivered during MOSFET OFF-time (see [Figure 27](#)), no external component other than the programming resistor is needed to ensure a clean operation at light loads.

Note: *The addition of the slope compensation ramp reduces the available dynamics of the current signal; therefore, the value of the sense resistor must be determined taking this into account. Note also that the burst-mode threshold (in terms of power) changes slightly.*

If slope compensation is not required with FF operation, the pin is left floating.

5.14 Summary of L6566A power management functions

It has been seen that the device is provided with a number of power management functions: multiple operating mode upon loading conditions, protection functions, as well as interaction with the PFC pre-regulator. To help the user familiarize themselves with these functions, in the following tables all of the themes are summarized with their respective activation mechanisms and the resulting status of the most important pins. This may be useful not only for the correct use of the IC but also for diagnostic purposes: especially at the prototyping/debugging stage, it is quite common to bump into unwanted activation of some functions, and the following tables can be used as a sort of quick troubleshooting guide.

Table 5. L6566A light load management features

Feature	Description	Caused by	IC behavior	V _{cc_restart} (V)	Consump. (I _{qdis} ,mA)	V _{REF} (V)	SS	V _{COMP} (V)	OSC (V)	FMOD
Burst mode	Controlled ON-OFF operation for low power consumption at light load	$V_{COMP} < V_{COMPBM-HYS}$	Pulse-skipping operation	N.A.	1.34 mA	5	Unchanged	$V_{COMPBM-HYS}$ to V_{COMPBM}	0/1	0
PFC management	PFC OFF at light load, ON at heavy load	$V_{COMP} < V_{COMPO}$	$V_{CC_PFC} = 0$	N.A.		5	Unchanged	unchanged	1	0
		$V_{COMP} < V_{COMPL}$	$V_{CC_PFC} = V_{CC}$							V_{CC}

Table 6. L6566A protection

Protection	Description	Caused by	IC behavior	V _{CC} restart (V)	IC I _q (mA)	V _{REF} (V)	SS	V _{COMP} (V)	OSC (V)	F _{MOD}	V _{FF}
OVP	Output overvoltage protection	$V_{ZCD} > V_{ZCDth}$ for 4 consecutive switching cycles	Auto restart ⁽¹⁾	5	2.2	5 ⁽⁶⁾	Unchanged ⁽⁶⁾	0	0	0	Unchanged
		V _{FF} > V _{FFlatch}	Latched	13.5	0.33	0	0	0	0	0	0
OLP	Output overload protection	$V_{COMP} = V_{COMPHi}$ $V_{SS} > V_{SSDis}$	Auto restart ⁽²⁾	5	1.46	5 ⁽⁶⁾	$V_{SS}^{(3)} < V_{SSLAT}$	$V_{COMPHi}^{(6)}$	0	0	Unchanged
		$V_{COMP} = V_{COMPHi}$ $V_{SS} > V_{SSLAT}$	Latched	13.5	0.33	0	0	0	0	0	0
Short-circuit protection	Output short-circuit protection	$V_{COMP} = V_{COMPHi}$ $V_{SS} > V_{SSDis}^{(4)}$	Auto restart	5	1.46	0	$V_{SS}^{(6)} < V_{SSLAT}$	$V_{COMPHi}^{(5)}$		0	Unchanged
		$V_{COMP} = V_{COMPHi}$ $V_{SS} > V_{SSLAT}^{(6)}$	Latched	13.5	0.33	0	0	0	0	0	0
2 nd OCP	Transformer saturation or shorted secondary diode protection	$V_{CS} > V_{CSDis}$ for 2-3 consecutive switching cycles	Latched	5	0.33	0	0	0	0	0	0

Table 6. L6566A protection (continued)

Protection	Description	Caused by	IC behavior	V _{cc} restart (V)	IC I _q (mA)	V _{REF} (V)	SS	V _{COMP} (V)		OSC (V)		F _{MOD}	V _{FF}
OTP	Externally settable overtemperature protection	$V_{DIS} > V_{OTP}$	Latched	13.5	0.33	0	0	0	0	0	0	0	0
	Internal thermal shutdown	$T_j > 160\text{ }^{\circ}\text{C}$	Auto restart ⁽⁵⁾	5	0.33	0	0	0	0	0	0	0	0
Brownout	Mains undervoltage protection	$V_{AC_OK} < V_{th}$	Auto restart	5	0.33	0	0	0	0	0	0	0	Unchanged
Reference drift	V _{REF} drift protection	$V_{REF} > V_{ov}$	Latched	13.5	0.33	0	0	0	0	0	0	0	0
Shutdown1	Gate driver disable	$V_{FF} > V_{off}$	Auto restart	5	2.5	5	Unchanged	Unchanged	Unchanged	1	Unchanged	Unchanged	Unchanged
Shutdown2	Shutdown by V _{COMP} low	$V_{COMP} < V_{COMPOFF}$	Latched	10	0.33	0	0	0	0	0	0	0	0
Adaptive UVLO	Shutdown by V _{cc} going below V _{ccoff} (lowering of V _{ccoff} threshold at light load)	$V_{cc} < 9.4\text{ V}$ ($V_{COMP} > V_{COMPL}$)	Auto restart	5V	0.18	0	0	0	0	0	0	0	0
		$V_{cc} < 7.2\text{ V}$ ($V_{COMP} > V_{COMPO}$)											

1. Use One external diode from V_{FF} (#15) to AC_OK (#16), cathode to AC_OK2

2. Use one external diode from SS (#14) to V_{REF} (#10), cathode to V_{REF}

3. If C_{ss} and the V_{cc} capacitor are such that V_{cc} falls below UVLO before latch tripping ([Figure 21 on page 33](#))

4. If C_{ss} and the V_{cc} capacitor are such that the latch is tripped before V_{cc} falls below UVLO ([Figure 21 on page 33](#))

5. When T_j < 110 °C

6. Discharged to zero by V_{cc} going below UVLO

It is worth remembering that “auto-restart” means that the device works intermittently as long as the condition that is activating the function is not removed; “latched” means that the device is stopped as long as the unit is connected to the input power source and the unit must be disconnected for some time from the source in order for the device (and the unit) to restart. Optionally, a restart can be forced by pulling the voltage of pin 16 (AC_OK) below 0.45 V.

6 Application examples and ideas

Figure 28. Typical low-cost application schematic




Figure 29. Typical full-feature application schematic (QR operation)




Figure 30. Typical full-feature application schematic (FF operation)




Table 7. External circuits that determine IC behavior upon OVP and OCP

	OVP latched	OVP auto-restart
OCP latched		
OCP auto-restart		

Figure 31. Frequency foldback at light load (FF operation)





Figure 32. Latched shutdown upon mains overvoltage



7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com.

ECOPACK is an ST trademark.

Table 8. SO16N mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.31		0.51
c	0.17		0.25
D	9.80	9.90	10.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e		1.27	
h	0.25		0.50
L	0.40		1.27
k	0		8°
ccc			0.10

Figure 33. Package drawing





Figure 34. Recommended footprint (dimensions are in mm)

8 Order codes

Table 9. Order codes

Order codes	Package	Packaging
L6566A	SO16N	Tube
L6566ATR	SO16N	Tape and reel

9 Revision history

Table 10. Document revision history

Date	Revision	Changes
20-Aug-2007	1	First release
29-May-2008	2	Updated $V_{\text{MODE/SC}}$ value Table 2 on page 11
02-Dec-2008	3	Updated Figure 1 on page 1 and Section 5.6 on page 27
14-Mar-2012	4	Modified: Table 4: Electrical characteristics and Table 8: SO16N mechanical data ; replaced Figure 33: Package drawing with a more detailed version; added Figure 34: Recommended footprint (dimensions are in mm)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com