PIN CONFIGURATION

36-pin mini BGA (B) (6mm x 8mm)


**32-pin TSOP (TYPE I) (T),
32-pin sTSOP (TYPE I) (H)**

PIN DESCRIPTIONS

A0–A16	Address Inputs
$\overline{CS1}$	Chip Enable 1 Input
CS2	Chip Enable 2 Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
I/O0–I/O7	Input/Output
NC	No Connection
V$_{DD}$	Power
GND	Ground

32-pin SOP (Q)

TRUTH TABLE

Mode	$\overline{WE}$	$\overline{CS1}$	CS2	$\overline{OE}$	I/O Operation	V_{DD} Current
Not Selected	X	H	X	X	High-Z	I_{SB1}, I_{SB2}
(Power-down)	X	X	L	X	High-Z	I_{SB1}, I_{SB2}
Output Disabled	H	L	H	H	High-Z	I_{CC}
Read	H	L	H	L	D_{OUT}	I_{CC}
Write	L	L	H	X	D_{IN}	I_{CC}

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Parameter	Value	Unit
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to V_{DD} + 0.5	V
V_{DD}	V_{DD} Relates to GND	-0.3 to 4.0	V
T_{STG}	Storage Temperature	-65 to +150	°C
P_T	Power Dissipation	1.0	W

Notes:
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE[1,2]

Symbol	Parameter	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 0V	6	pF
$C_{I/O}$	Input/Output Capacitance	V_{OUT} = 0V	8	pF

Notes:
1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V.

AC TEST CONDITIONS

Parameter	Unit (2.3V-3.6V)	Unit (3.3V $\pm$ 5%)	Unit (1.65V-2.2V)
Input Pulse Level	0.4V to V_{DD} - 0.3V	0.4V to V_{DD} - 0.3V	0.4V to V_{DD} - 0.3V
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns
Input and Output Timing and Reference Level (V_{Ref})	$V_{DD}/2$	$\frac{V_{DD}}{2} + 0.05$	0.9V
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2
R1 (Ω)	317	317	13500
R2 (Ω)	351	351	10800
V_{TM} (V)	3.3V	3.3V	1.8V

AC TEST LOADS

Figure 1.

Figure 2.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

V$_{DD}$ = 3.3V ± 5%

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V$_{OH}$	Output HIGH Voltage	V$_{DD}$ = Min., I$_{OH}$ = –1 mA	2.4	—	V
V$_{OL}$	Output LOW Voltage	V$_{DD}$ = Min., I$_{OL}$ = 2.1 mA	—	0.4	V
V$_{IH}$	Input HIGH Voltage		2	V$_{DD}$ + 0.3	V
V$_{IL}$	Input LOW Voltage[1]		–0.3	0.8	V
I$_{LI}$	Input Leakage	GND ≤ V$_{IN}$ ≤ V$_{DD}$	–1	1	µA
I$_{LO}$	Output Leakage	GND ≤ V$_{OUT}$ ≤ V$_{DD}$, Outputs Disabled	–1	1	µA

Note:
1. V$_{IL}$ (min.) = –0.3V DC; V$_{IL}$ (min.) = –2.0V AC (pulse width < 10 ns). Not 100% tested.
   V$_{IH}$ (max.) = V$_{DD}$ + 0.3V DC; V$_{IH}$ (max.) = V$_{DD}$ + 2.0V AC (pulse width < 10 ns). Not 100% tested.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

V$_{DD}$ = 2.3V-3.6V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V$_{OH}$	Output HIGH Voltage	V$_{DD}$ = Min., I$_{OH}$ = –1.0 mA	1.8	—	V
V$_{OL}$	Output LOW Voltage	V$_{DD}$ = Min., I$_{OL}$ = 2.1 mA	—	0.4	V
V$_{IH}$	Input HIGH Voltage		2.0	V$_{DD}$ + 0.3	V
V$_{IL}$	Input LOW Voltage[1]		–0.3	0.8	V
I$_{LI}$	Input Leakage	GND ≤ V$_{IN}$ ≤ V$_{DD}$	–1	1	µA
I$_{LO}$	Output Leakage	GND ≤ V$_{OUT}$ ≤ V$_{DD}$, Outputs Disabled	–1	1	µA

Note:
1. V$_{IL}$ (min.) = –0.3V DC; V$_{IL}$ (min.) = –2.0V AC (pulse width < 10 ns). Not 100% tested.
   V$_{IH}$ (max.) = V$_{DD}$ + 0.3V DC; V$_{IH}$ (max.) = V$_{DD}$ + 2.0V AC (pulse width < 10 ns). Not 100% tested.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

V$_{DD}$ = 1.65V-2.2V

Symbol	Parameter	Test Conditions	V$_{DD}$	Min.	Max.	Unit
V$_{OH}$	Output HIGH Voltage	I$_{OH}$ = -0.1 mA	1.65-2.2V	1.4	—	V
V$_{OL}$	Output LOW Voltage	I$_{OL}$ = 0.1 mA	1.65-2.2V	—	0.2	V
V$_{IH}$	Input HIGH Voltage		1.65-2.2V	1.4	V$_{DD}$ + 0.2	V
V$_{IL}$[1]	Input LOW Voltage		1.65-2.2V	–0.2	0.4	V
I$_{LI}$	Input Leakage	GND ≤ V$_{IN}$ ≤ V$_{DD}$		–1	1	µA
I$_{LO}$	Output Leakage	GND ≤ V$_{OUT}$ ≤ V$_{DD}$, Outputs Disabled		–1	1	µA

Note:
1. V$_{IL}$ (min.) = –0.3V DC; V$_{IL}$ (min.) = –2.0V AC (pulse width < 10 ns). Not 100% tested.
   V$_{IH}$ (max.) = V$_{DD}$ + 0.3V DC; V$_{IH}$ (max.) = V$_{DD}$ + 2.0V AC (pulse width < 10 ns). Not 100% tested.

OPERATING RANGE (V$_{DD}$)

Range	Ambient Temperature	V$_{DD}$	Speed
Commercial	0°C to +70°C	1.65V-2.2V	45ns
Industrial	−40°C to +85°C	1.65V-2.2V	55ns
Automotive	−40°C to +125°C	1.65V-2.2V	55ns

OPERATING RANGE (V$_{DD}$)

Range	Ambient Temperature	V$_{DD}$ (45 ns)	V$_{DD}$ (35 ns)
Commercial	0°C to +70°C	2.3V-3.6V	3.3V±5%
Industrial	−40°C to +85°C	2.3V-3.6V	3.3V±5%

OPERATING RANGE (V$_{DD}$)

Range	Ambient Temperature	V$_{DD}$ (45 ns)
Automotive	−40°C to +125°C	2.3V-3.6V

POWER SUPPLY CHARACTERISTICS[1] (Over Operating Range)

Symbol	Parameter	Test Conditions		-35 Min.	-35 Max.	-45 Min.	-45 Max.	-55 Min.	-55 Max.	Unit
I$_{CC}$	V$_{DD}$ Dynamic Operating Supply Current	V$_{DD}$ = Max., I$_{OUT}$ = 0 mA, f = f$_{MAX}$ $\overline{CS1}$ = V$_{IL}$ V$_{IN}$ ≥ V$_{DD}$ – 0.3V, or V$_{IN}$ ≤ 0.4V	Com. Ind. Auto. typ.[2]	— — — 4	8 12 15	— — —	6 8 12	— — —	5 7 12	mA
I$_{CC1}$	Operating Supply Current	V$_{DD}$ = Max., I$_{OUT}$ = 0 mA, f = 0 $\overline{CS1}$ = V$_{IL}$ V$_{IN}$ ≥ V$_{DD}$ – 0.3V, or V$_{IN}$ ≤ 0.4V	Com. Ind. Auto.	— — —	2.5 2.5 3	— — —	2.5 2.5 3	— — —	2.5 2.5 3	mA
I$_{SB2}$	CMOS Standby Current (CMOS Inputs)	V$_{DD}$ = Max., $\overline{CS1}$ ≥ V$_{DD}$ – 0.2V, V$_{IN}$ ≥ V$_{DD}$ – 0.2V, or V$_{IN}$ ≤ 0.2V, f = 0	Com. Ind. Auto. typ.[2]	— — — 0.6	2 4 18	— — —	2 4 18	— — —	2 4 18	µA

Note:

1. At f = f$_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at V$_{DD}$ = 3.0V, T$_A$ = 25°C and not 100% tested.

READ CYCLE SWITCHING CHARACTERISTICS[1] (Over Operating Range)

Symbol	Parameter	35 ns		45 ns		55 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	35	—	45	—	55	—	ns
t_{AA}	Address Access Time	—	35	—	45	—	55	ns
t_{OHA}	Output Hold Time	10	—	10	—	10	—	ns
t_{ACS1}/t_{ACS2}	$\overline{CS1}$/CS2 Access Time	—	35	—	45	—	55	ns
t_{DOE}	$\overline{OE}$ Access Time	—	10	—	20	—	25	ns
t_{HZOE}[2]	$\overline{OE}$ to High-Z Output	—	10	—	15	—	20	ns
t_{LZOE}[2]	$\overline{OE}$ to Low-Z Output	3	—	5	—	5	—	ns
t_{HZCS1}/t_{HZCS2}[2]	$\overline{CS1}$/CS2 to High-Z Output	0	10	0	15	0	20	ns
t_{LZCS1}/t_{LZCS2}[2]	$\overline{CS1}$/CS2 to Low-Z Output	5	—	10	—	10	—	ns

Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to V_{DD}-0.2V/V_{DD}-0.3V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS

READ CYCLE NO. 1[1,2] (Address Controlled) ($\overline{CS1}$ = $\overline{OE}$ = V_{IL}, CS2 = $\overline{WE}$ = V_{IH})

AC WAVEFORMS

READ CYCLE NO. 2[1,3] ($\overline{CS1}$, CS2, $\overline{OE}$ Controlled)

Notes:
1. $\overline{WE}$ is HIGH for a Read Cycle.
2. The device is continuously selected. $\overline{OE}$, $\overline{CS1}$= V_{IL}. CS2=$\overline{WE}$=V_{IH}.
3. Address is valid prior to or coincident with $\overline{CS1}$ LOW and CS2 HIGH transition.

## WRITE CYCLE SWITCHING CHARACTERISTICS[1,2] (Over Operating Range)

Symbol	Parameter	35ns Min.	35ns Max.	45ns Min.	45ns Max.	55 ns Min.	55 ns Max.	Unit
t_{WC}	Write Cycle Time	35	—	45	—	55	—	ns
t_{SCS1}/t_{SCS2}	$\overline{CS1}$/CS2 to Write End	25	—	35	—	45	—	ns
t_{AW}	Address Setup Time to Write End	25	—	35	—	45	—	ns
t_{HA}	Address Hold from Write End	0	—	0	—	0	—	ns
t_{SA}	Address Setup Time	0	—	0	—	0	—	ns
t_{PWE}	$\overline{WE}$ Pulse Width	25	—	35	—	40	—	ns
t_{SD}	Data Setup to Write End	20	—	20	—	25	—	ns
t_{HD}	Data Hold from Write End	0	—	0	—	0	—	ns
t_{HZWE}[3]	$\overline{WE}$ LOW to High-Z Output	—	10	—	20	—	20	ns
t_{LZWE}[3]	$\overline{WE}$ HIGH to Low-Z Output	3	—	5	—	5	—	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4V to V_{DD}-0.2V/V_{DD}-0.3V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of $\overline{CS1}$ LOW, CS2 HIGH and $\overline{UB}$ or $\overline{LB}$, and $\overline{WE}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS

WRITE CYCLE NO. 1 ($\overline{CS1}$/CS2 Controlled, $\overline{OE}$ = HIGH or LOW)

AC WAVEFORMS

WRITE CYCLE NO. 2 ($\overline{WE}$ Controlled: $\overline{OE}$ is HIGH During Write Cycle)

### WRITE CYCLE NO. 3 ($\overline{WE}$ Controlled: $\overline{OE}$ is LOW During Write Cycle)

Integrated Silicon Solution, Inc. — www.issi.com
Rev. C
12/10/2014

DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	typ.[1]	Max.	Unit
V_{DR}	V_{DD} for Data Retention	See Data Retention Waveform		1.2		3.6	V
I_{DR}	Data Retention Current	V_{DD} = 1.2V, $\overline{CS1} \geq V_{DD} - 0.2V$	Com.	—	0.5	2	µA
			Ind.			4	
			Auto.			18	
t_{SDR}	Data Retention Setup Time	See Data Retention Waveform		0		—	ns
t_{RDR}	Recovery Time	See Data Retention Waveform		t_{RC}		—	ns

Note: 1. Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM ($\overline{CS1}$ Controlled)

DATA RETENTION WAVEFORM (CS2 Controlled)

ORDERING INFORMATION

IS62WV1288DALL (1.65V - 2.2V)

Industrial Range: –40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV1288DALL-55TI	TSOP-I (8mmx20mm)
	IS62WV1288DALL-55TLI	TSOP-I, Lead-free (8mmx20mm)
	IS62WV1288DALL-55HI	sTSOP-I (8mmx13.4mm)
	IS62WV1288DALL-55HLI	sTSOP-I, Lead-free (8mmx13.4mm)
	IS62WV1288DALL-55BI	mini BGA (6mm x 8mm)
	IS62WV1288DALL-55BLI	mini BGA (6mm x 8mm), Lead-free

ORDERING INFORMATION

IS62WV1288DBLL (2.3V - 3.6V)

Industrial Range: –40°C to +85°C[1]

Speed (ns)	Order Part No.	Package
45	IS62WV1288DBLL-45TI	TSOP-I (8mmx20mm)
	IS62WV1288DBLL-45TLI	TSOP-I, Lead-free (8mmx20mm)
	IS62WV1288DBLL-45HI	sTSOP-I (8mmx13.4mm)
	IS62WV1288DBLL-45HLI	sTSOP-I, Lead-free (8mmx13.4mm)
	IS62WV1288DBLL-45QI	SOP
	IS62WV1288DBLL-45QLI	SOP, Lead-free
	IS62WV1288DBLL-45BI	mini BGA (6mm x 8mm)
	IS62WV1288DBLL-45BLI	mini BGA (6mm x 8mm), Lead-free

Automotive Range: –40°C to +125°C

Speed (ns)	Order Part No.	Package
45	IS65WV1288DBLL-45TLA3	TSOP-I, Lead-free (8mmx20mm)
	IS65WV1288DBLL-45HLA3	sTSOP-I, Lead-free (8mmx13.4mm)
	IS65WV1288DBLL-45QLA3	SOP, Lead-free

Notes:
1. Speed = 35ns for temperature range of 0°C to +70°C or for V_{DD} = 3.3V ± 5%.

Integrated Silicon Solution, Inc. — www.issi.com
Rev. C
12/10/2014

NOTE :

1. CONTROLLING DIMENSION : MM
2. DIMENSION D1 AND E DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.
4. Reference Document : JEDEC MO-183

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.95		1.20	0.037		0.047
A1	0.05		0.15	0.002		0.008
A2	0.90		1.05	0.035		0.041
b	0.16		0.27	0.006		0.011
D	13.10	13.40	13.70	0.516	0.528	0.539
D1	11.70	11.80	11.90	0.461	0.465	0.469
E	7.90	8.00	8.10	0.311	0.315	0.319
e		0.50 BSC.			0.020 BSC.	
L	0.30	0.50	0.70	0.012	0.020	0.028
L1		0.25 BSC.			0.010 BSC.	
ZD		0.25 REF.			0.010 REF.	
θ	0	3°	5°	0	3°	5°

TITLE 32L 8x13.4mm TSOP-1 Package Outline

REV. E

DATE 04/24/2008

NOTE :

1. Controlling dimension : mm
2. Dimension D1 adn E do not include mold protrusion .
3. Dimension b does not include dambar protrusion/intrusion.
4. Formed leads shall be planar with respect to one another within 0.1mm at the seating plane after final test.

SAETING PLANE

GAUGE PLANE

DETAIL A

L1

L

DETAIL A

D

D1

E

A

A2

e

b

ZD

L1

SYMBOL	DIMENSION IN MM		
	MIN	NOM	MAX
A	1.00	—	1.20
A1	0.05	—	0.20
A2	0.95	1.00	1.05
b	0.17	—	0.27
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	7.80	8.00	8.20
e	0.50 BSC.		
L	0.40	—	0.70
L1	0.25 BSC.		
ZD	0.25 REF.		
θ	0	5°	8°

TITLE 32L 8x20mm TSOP-1 Package Outline

REV. E

DATE 06/08/2006

Integrated Silicon Solution, Inc. — www.issi.com
Rev. C
12/10/2014

32L 450mil SOP Package Outline

DETAIL A

GAUGE PLANE
SAETING PLANE

NOTE :
1. CONTROLLING DIMENSION : MM
2. DIMENSION D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

SYMBOL	DIMENSION IN MM MIN.	NOM.	MAX.	DIMENSION IN INCH MIN.	NOM.	MAX.
A	2.62		3.12	0.103		0.123
A1	0.05		0.30	0.002		0.012
b	0.33		0.51	0.013		0.020
D	20.24		20.75	0.797		0.817
E	13.79		14.45	0.543		0.569
E1	11.18		11.43	0.440		0.450
e	1.27 BSC.			0.050 BSC.		
L	0.38		1.27	0.015		0.050
L1	0.25 BSC.			0.010 BSC.		
ZD	0.725 REF.			0.029 REF.		
θ	0		8°	0		8°

TITLE: 32L 450mil SOP Package Outline

REV. D

DATE 04/20/2009

TOP VIEW

TITLE: 36/48L 6x8mm TF-BGA Package Outline

REV. E

DATE 08/12/2008

NOTE :

1. CONTROLLING DIMENSION : MM .
2. Reference document : JEDEC MO-207

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A			1.20			0.047
A1	0.20	0.30		0.008	0.012	
Øb	0.30	0.35	0.40	0.012	0.014	0.016
D	7.90	8.00	8.10	0.311	0.315	0.319
D1	5.25 BSC.			0.207 BSC.		
E	5.90	6.00	6.10	0.232	0.236	0.240
E1	3.75 BSC.			0.148 BSC.		
e	0.75 BSC.			0.030 BSC.		
ZD	1.375 REF.			0.054 REF.		
ZE	1.125 REF.			0.044 REF.		

16