


Internal Electrical Schematic – IRAM256-1567A



www.irf.com © 2015 International Rectifier

Absolute Maximum Ratings

Symbol	Description	Min	Мах	Unit
V _{CES} / V _{RRM}	IGBT/ FW Diode Blocking Voltage		600	v
V ⁺	Positive Bus Input Voltage		450	V
I ₀ @ T _C =25°C	RMS Phase Current (Note 1)		15	
I ₀ @ T _C =100°C	RMS Phase Current (Note 1)		7.5	А
I _{PK}	Maximum Peak Phase Current (Note 2)		22.5	
F _P	Maximum PWM Carrier Frequency		20	kHz
PD	Maximum Power dissipation per IGBT @ TC =25°C		32	W
V _{ISO}	Isolation Voltage (1min)		2000	V _{RMS}
T _J (IGBT/Diode/IC)	Operating Junction Temperature	-40	150	
T _C	Operating Case Temperature Range	-40	125	°C
T _{STG}	Storage Temperature Range	-40	125	
Т	Mounting torque Range (M3 screw)	0.8	1.0	Nm
I _{BDF}	Bootstrap Diode Peak Forward Current		1.0	А
P _{BR_Peak}	Bootstrap Resistor Peak Power (Single Pulse)		15	W
V _{S1,2,3}	High side floating supply offset voltage	V _{B1,2,3} - 20	V _{B1,2,3} +0.3	V
V _{B1,2,3}	High side floating supply voltage	-0.3	600	V
V _{CC}	Low Side and logic fixed supply voltage	-0.3	20	V
V _{IN}	Input voltage LIN, HIN, ITRIP, FLT/EN	-0.3	7	V

Note 1: See Figure 4 and <u>IR IPM Design Tool</u>.

Note 2: t_P<100ms.

Inverter Section Electrical Characteristics

V _{BIAS} (V _{cc} ,	V _{BS1,2,3})=15V,	TJ=25°C	unless	otherwise	specified.	
	-		_					

Symbol	Description	Min	Тур	Max	Unit	Conditions
V _{(BE)CES}	Collector-to-Emitter Breakdown Voltage	600			V	V _{IN} =0V, I _C =250µA
$\Delta V_{(BR)CES}$ / ΔT	Temperature Coeff. Of Breakdown Voltage		0.3		V/°C	V _{IN} =0V, I _C =250A (25°C - 150°C)
Manage	Collector-to-Emitter Saturation		1.5	1.7	v	I _C =5A
V _{CE(ON)}	Voltage		1.7		v	I _C =5A, T _J =150°C
I	Zero Gate Voltage Collector		6	80		VIN=0V, V ⁺ =600V
I _{CES}	Current		100		μA	$V_{IN}=0V, V^{+}=600V, T_{J}=150^{\circ}C$
	Diode Forward Voltage Drop		1.85	2.35	N	I _F =5A
V _{FM}			1.5		V	I _F =5A, T _J =150°C
M	Bootstrap Diode Forward		1.65	1.8	v	I _F =1A
V _{BDFM}	Voltage Drop		1.3		v	I _F =1A, T _J =150°C
R _{BR}	Bootstrap Resistor Value		22		Ω	
$\Delta R_{BR}/R_{BR}$	Bootstrap Resistor Tolerance			±5	%	
C _{1,2,3,4}	VCC / VBS Capacitor Value		47		nF	
C ₆	I _{TRIP} Capacitor Value		1		nF	
C ₇	NTC Capacitor Value		2.2		nF	

Inverter Section Switching Characteristics

 $V_{BIAS}(V_{CC}, V_{BS1,2,3})=15V, T_J=25^{\circ}C$ unless otherwise specified.

Symbol	Description	Min	Тур	Мах	Unit	Conditions	
E _{ON}	Turn-On Switching Loss		240			I _C =5A, V ⁺ =400V	
EOFF	Turn-Off Switching Loss		65			V _{CC} =15V, L=1.2mH	
E _{TOT}	Total Switching Loss		305		μJ	Energy losses include "tail" and	
E _{REC}	Diode Reverse Recovery energy		15			diode reverse recovery	
T _{RR}	Diode Reverse Recovery time		115		ns	See CT1	
E _{ON}	Turn-On Switching Loss		330			I _C =5A, V ⁺ =400V	
E _{OFF}	Turn-Off Switching Loss		105		-	V _{CC} =15V, L=1.2mH, T _J =150°C	
Етот	Total Switching Loss		435		μJ	Energy losses include "tail" and	
E _{REC}	Diode Reverse Recovery energy		40			diode reverse recovery	
T _{RR}	Diode Reverse Recovery time		150		ns	See CT1	
Q _G	Turn-On IGBT Gate Charge		19		nC	I _C =8A, V ⁺ =400V, V _{GE} =15V	
RBSOA	Reverse Bias Safe Operating Area	FL	FULL SQUARE			$\begin{array}{l} T_J = 150^{\circ}\text{C}, \ I_C = 30\text{A}, \ V_P = 600\text{V} \\ V^+ = 450\text{V}, \\ V_{CC} = +15\text{V to } 0\text{V} \qquad \text{See CT3} \end{array}$	
SCSOA	Short Circuit Safe Operating Area	5			μs	$T_J=25^{\circ}C, V^{+}=400V, V_{GE}=+15V$ to 0V	
SCSOA	Short Circuit Safe Operating Area	3			μs	$T_J=100^{\circ}C, V^{+}=400V, V_{GE}=+15V to 0V$	
Icsc	Short Circuit Collector Current	11			А	T_J =150°C, V_{CE} = 50V, V_{GE} =11V	

Recommended Operating Conditions Driver Function

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. All voltages are absolute referenced to COM. The VS offset is tested with all supplies biased at 15V differential (Note 3)

Symbol	Description	Min	ТҮР	Max	Unit
V _{B1,2,3}	High side floating supply voltage	V _S +12.5	V _S +15	V _S +17.5	V
V _{S1,2,3}	High side floating supply offset voltage	Note 4		450	V
V _{CC}	Low side and logic fixed supply voltage	13.5	15	16.5	V
VIN	Input voltage LIN, HIN, ITRIP, FLT/EN	V _{SS}		V _{SS} +5	V
HIN	High side PWM pulse width	1			μs
Deadtime	External dead time between HIN and LIN	0.5			μs

Note 3: For more details, see IR21364 data sheet

Note 4: Logic operational for V_S from COM-5V to COM+600V. Logic state held for V_S from COM-5V to COM- V_{BS} . (please refer to DT97-3 for more details)

Static Electrical Characteristics Driver Function

VBIAS (V_{CC}, V_{BS1,2,3})=15V, T_J=25°C, unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to COM and are applicable to all six channels. (Note 3)

Symbol	Description	Min	TYP	Max	Unit
V _{IN,TH+}	Positive going input threshold for LIN, HIN, FLT/EN	2.5			V
V _{IN,TH-}	Negative going input threshold for LIN, HIN, FLT/EN			0.8	V
V _{CCUV+} , V _{BSUV+}	VCC/VBS supply undervoltage, Positive going threshold	10.6	11.1	11.6	V
V _{CCUV-, VBSUV-}	VCC/VBS supply undervoltage, Negative going threshold	10.4	10.9	11.4	V
V _{CCUVH} , VBSUVH	VCC and VBS supply undervoltage lock-out hysteresis		0.2		V
I _{QBS}	Quiescent VBS supply current			150	μA
IQCC	Quiescent VCC supply current			3.2	mA
I _{LK}	Offset Supply Leakage Current			50	μA
I _{IN+}	Input bias current VIN=3.3V for LIN, HIN, FLT/EN		100	195	μA
I _{IN-}	Input bias current VIN=0V for LIN, HIN, FLT/EN	-1			μA
I _{TRIP+}	I _{TRIP} bias current V _{ITRIP} =3.3V		3.3	6	μA
I _{TRIP-}	I _{TRIP} bias current V _{ITRIP} =0V	-1			μA
VITRIP	I _{TRIP} threshold Voltage		0.49	0.54	V
VITRIP_HYS	I _{TRIP} Input Hysteresis		0.07		V
R _{FLT}	Fault low on resistance		50	100	Ω

Dynamic Electrical Characteristics V_{BIAS} (V_{CC}, V_{BS1,2,3})=15V, T_J=25°C, unless otherwise specified. Dynamic parameters are guaranteed by design. (Note 3)

Symbol	Description	Min	Тур	Мах	Unit	Conditions
T _{ON}	Input to Output propagation turn-on delay time (see Fig.12)			1.15	μs	I _C =5A, V ⁺ =300V
T _{OFF}	Input to Output propagation turn-off delay time (see Fig.12)			1.15	μs	1,-34, V -300 V
T _{FILIN}	Input filter time (HIN,LIN)		310		ns	V_{IN} =0 or V_{IN} =5V
T _{FILEN}	Input filter time (FLT/EN)	100	200		ns	V_{EN} =0 or V_{EN} =5V
T _{EN}	EN low to six switch turn-off propagation delay (see fig. 3)			1.35	μs	V_{IN} =0 or V_{IN} =5V, V_{EN} =0
T _{FLT}	ITRIP to Fault propagation delay	400	600	800	ns	V_{IN} =0 or V_{IN} =5V, V_{ITRIP} =5V
T _{BLT-TRIP}	ITRIP Blanking Time	100	150		ns	V_{IN} =0 or V_{IN} =5V, V_{ITRIP} =5V
T _{ITRIP}	I _{TRIP} to six switch turn-off propagation delay (see fig. 2)			1.5	μs	I _C =5A, V ⁺ =300V
D _T	Internal Dead Time injected by driver	220	290	360	ns	V_{IN} =0 or V_{IN} =5V
MT	Matching Propagation Delay Time (On & Off) all channels			ns	External dead time> 400ns	
т	Post ITRIP to six switch turn-off	1.1	1.7	2.3		$T_{\rm C}$ = 25°C
T _{FLT-CLR}	clear time (see fig. 2)	1	1.5	1.9	ms	T _C = 100°C

Thermal and Mechanical Characteristics


Symbol	Description	Min	Тур	Max	Unit	Conditions
R _{TH(J-C)}	Thermal resistance, per IGBT		3.2	4.0		Inverter Operating Condition
R _{TH(J-C)}	Thermal resistance, per Diode		5.0	6.3	°C/W	Flat, greased surface. Heatsink compound thermal conductivity
R _{TH(C-S)}	Thermal resistance, C-S		0.1			1W/mK
СТІ	Comparative Tracking Index	600			V	
BKCurve	Curvature of module backside	0			μm	Convex only

Note 5: Flatness of the heatsink should be between -50 μm to 100 $\mu m.$

Internal NTC - Thermistor Characteristics

Symbol	Description	Min	Тур	Max	Unit	Conditions
R ₂₅	Resistance		47	49.35	kΩ	$T_{\rm C}$ = 25°C
R ₁₂₅	Resistance	1.27	1.41	1.56	kΩ	T _C = 125°C
B B-constant (25-50°C)		3989	4050	4111	k	$R_2 = R_1 e^{[B(1/T_2 - 1/T_1)]}$
Temperature Range		-40		125	°C	
Typ. Dissipation constant			1		mW/°C	$T_{\rm C}$ = 25°C

Input-Output Logic Level Table



FLT/EN	I _{TRIP}	HIN1,2,3	LIN1,2,3	U,V,W
1	0	1	0	V^{+}
1	0	0	1	0
1	0	0	0	Off
1	0	1	1	Off
1	1	Х	Х	Off
0	Х	Х	Х	Off

Qualification Information[†]

Qualification Level		Industrial†† (per JEDEC JESD 47E)
Machine Model		Class C (per JEDEC standard JESD22-A115-A)
ESD	Human Body Model	Class 1C (per JEDEC standard JESD22-A114-D)
RoHS Compliant		Yes

† Qualification standards can be found at International Rectifier's web site http://www.irf.com/

++ Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.





Figure 3. Output Enable Timing Diagram

Note 5: The shaded area indicates that both high-side and low-side switches are off and therefore the half-bridge output voltage would be determined by the direction of current flow in the load.

Module Pin-Out Description

Pin	Name	Description
1	VB3	High Side Floating Supply Voltage 3
2	W,VS3	Output 3 - High Side Floating Supply Offset Voltage
3	N/A	None
4	IN/A	None
5	VB2	High Side Floating Supply Voltage 2
6	V,VS2	Output 2 - High Side Floating Supply Offset Voltage
7	N/A	None
8	IN/A	None
9	VB1	High Side Floating Supply Voltage 1
10	U,VS1	Output 1 - High Side Floating Supply Offset Voltage
11	N/A	None
12	N/A	None
13	V*	Positive Bus Input Voltage
14	N/A	None
15	IN/A	None
16	I _{TRIP}	Current Protection Pin
17	VRU	Low Side Emitter Connection - Phase 1
18	FLT/EN	Fault Output and Enable Pin
19	VRV	Low Side Emitter Connection - Phase 2
20	HIN1	Logic Input High Side Gate Driver - Phase 1
21	VRW	Low Side Emitter Connection - Phase 3
22	HIN2	Logic Input High Side Gate Driver - Phase 2
23	HIN3	Logic Input High Side Gate Driver - Phase 3
24	LIN1	Logic Input Low Side Gate Driver - Phase 1
25	LIN2	Logic Input Low Side Gate Driver - Phase 2
26	LIN3	Logic Input Low Side Gate Driver - Phase 3
27	VTH	Temperature Feedback
28	VCC	+15V Main Supply
29	VSS	Negative Main Supply

Typical Application Connection IRAM256-1567A



1. Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible to reduce ringing and EMI problems. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.

2. In order to provide good decoupling between VCC-VSS and VB1,2,3-VS1,2,3 terminals, the capacitors shown connected between these terminals should be located very close to the module pins. Additional high frequency capacitors, typically 0.1μ F, are strongly recommended.

3. Value of the boot-strap capacitors depends upon the switching frequency. Their selection should be made based on IR design tip DN 98-2a, application note AN-1044 or Figure 9. Bootstrap capacitor value must be selected to limit the power dissipation of the internal resistor in series with the VCC. (see maximum ratings Table on page 3).

4. After approx. 2ms the FAULT is reset. (see Dynamic Characteristics Table on page 5).

5. PWM generator must be disabled within Fault duration to guarantee shutdown of the system, overcurrent condition must be cleared before resuming operation.




Figure 4. Maximum Sinusoidal Phase Current vs. PWM Switching Frequency Sinusoidal Modulation, T_J=150°C, MI=0.8, PF=0.6, fmod=50Hz




Figure 5. Maximum Sinusoidal Phase Current vs. Modulation Frequency Sinusoidal Modulation, T_J =150°C, T_C =100°C, MI=0.8, PF=0.6




Figure 6. Total Power Losses vs. PWM Switching Frequency Sinusoidal Modulation, V⁺=400V, T_J=150°C, MI=0.8, PF=0.6, fmod=50Hz




Figure 7. Total Power Losses vs. Output Phase Current Sinusoidal Modulation, V⁺=400V, T_J=150°C, MI=0.8, PF=0.6, fmod=50Hz




Figure 8. Maximum Allowable Case Temperature vs. Output RMS Current per Phase Sinusoidal Modulation, V⁺=400V, T_J=150°C, MI=0.8, PF=0.6, fmod=50Hz




Figure 9. Estimated Maximum IGBT Junction Temperature vs. Thermistor Temperature Sinusoidal Modulation, V^+ =400V, Iphase=5Arms, fsw=16kHz, fmod=50Hz, MI=0.8, PF=0.6




Figure 10. Thermistor Readout vs. Temperature (4.7kohm pull-up resistor, 5V) and Normal Thermistor Resistance values vs. Temperature Table.





Figure 11. Recommended Bootstrap Capacitor Value vs. Switching Frequency

Figure 12. Switching Parameter Definitions






Figure 12a. Input to Output propagation turnon delay time.




Figure 12c. Diode Reverse Recovery.

Figure 12b. Input to Output propagation turnoff delay time.








Figure CT1. Switching Loss Circuit



 \mathbf{I}_{N}

Io









Figure CT3. R.B.SOA Circuit







Missing pins: 3,4,7,8,11,12,14,15

Package Outline IRAM256-1567A





Dimensions in mm For mounting instruction see AN-1049




- note1: Unit tolerance is +/-0.5mm, Unless Otherwise Specified.
- note2: Mirror Surface Mark indicates Pin 1 Identification.
- note3: Part Number Marking. Characters Font in this drawing differs from Font shown on Module.
- note4: Lot Code Marking. Characters Font in this drawing differs from Font shown on Module.
- note5: Date Code Marking. Characters Font in this drawing differs from Font shown on Module.


Missing pins: 3,4,7,8,11,12,14,15

Package Outline IRAM256-1567A2

- 56±0,3 note 4 , note 5 note 3-R1.7 \bigcirc \bigcirc -xxxx xxxx INR IRAM256-1567A2 0 \cap 2D Code 29 note 2 1,27 0.6+0.2 - 28X1.27=35.56



Dimensions in mm For mounting instruction see AN-1049



- note1: Unit tolerance is +/-0.5mm, Unless Otherwise Specified.
- note2: Mirror Surface Mark indicates Pin 1 Identification.
- note3: Part Number Marking. Characters Font in this drawing differs from Font shown on Module.
- note4: Lot Code Marking. Characters Font in this drawing differs from Font shown on Module.
- note5: Date Code Marking. Characters Font in this drawing differs from Font shown on Module.

Data and Specifications are subject to change without notice IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information

International

17

www.irf.com