
The 6N137, HCPL-26xx, HCPL-06xx, HCPL-4661, HCNW137, and HCNW26x1 are suitable for high speed logic interfacing, input/output buffering, as line receivers in environments that conventional line receivers cannot tolerate and are recommended for use in extremely high ground or induced noise environments.

Functional Diagram



NOTE: A 0.1-µF bypass capacitor must be connected as close as possible between pins 5 and 8.

Selection Guide

Minimu	ım CMR			8-Pin DII	P (300 Mil)	Small-Outline SO-8		Widebody (400 Mil)	Hermetic
dV/dt (V/μs)	V _{CM} (V)	Input On- Current (mA)	Output Enable	Single Channel Package	Dual Channel Package	Single Channel Package	Dual Channel Package	Single Channel Package	Single and Dual Channel Packages
1000	10	5	Yes	6N137					
5000	1000	5	Yes			HCPL-0600		HCNW137	
			No		HCPL-2630		HCPL-0630		
10,000	1000		Yes	HCPL-2601		HCPL-0601		HCNW2601	
			No		HCPL-2631		HCPL-0631		
15,000	1000		Yes	HCPL-2611		HCPL-0611		HCNW2611	
			No		HCPL-4661		HCPL-0661		
1000	50		Yes	HCPL-2602 ^a					
3500	300		Yes	HCPL-2612 ^a					
1000	50	3	Yes	HCPL-261A ^a		HCPL-061A ^a			
			No		HCPL-263A ^a		HCPL-063A ^a		
1000 ^b	1000		Yes	HCPL-261N ^a		HCPL-061N ^a			
			No		HCPL-263N ^a		HCPL-063N ^a		
1000	50	12.5	С						HCPL-193x ^a
									HCPL-56xx ^a
									HCPL-66xx ^a

- a. Technical data are on separate Broadcom publications.
- b. $15 \text{ kV/}\mu\text{s}$ with $V_{CM} = 1 \text{ kV}$ can be achieved using Broadcom application circuit.3.
- c. Enable is available for single channel products only, except for HCPL-193x devices.

Ordering Information

HCPL-xxxx is UL Recognized with 3750 $\mathrm{V}_{\mathrm{rms}}$ for 1 minute per UL1577.

HCNWxxxx is UL Recognized with 5000 $\mathrm{V}_{\mathrm{rms}}$ for 1 minute per UL1577.

Table 1: Ordering Information

	Option						UL 5000	IEC/EN/DIN	
Part Number	RoHS Compliant	Non-RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	Vrms/ 1 Minute Rating	IEC/EN/DIN EN 60747- 5-5	Quantity
6N137	-000E	No option	300-mil						50 per tube
	-300E	#300	DIP-8	Х	X				50 per tube
	-500E	#500		Χ	X	Χ			1000 per reel
	-020E	_					X		50 per tube
	-320E	#320		Х	Х		Х		50 per tube
	-520E	_		Х	Х	Χ	Х		1000 per reel
	-060E	#060						X	50 per tube
	-560E	_		Χ	Х	Χ		X	1000 per reel
HCPL-2601	-000E	No option	300-mil						50 per tube
	-300E	#300	DIP-8	Χ	Х				50 per tube
	-500E	_		Χ	Х	Χ			1000 per reel
	-020E	_	-				X		50 per tube
	-320E	_	-	Χ	Х		Х		50 per tube
•	-520E	_		Χ	Х	Χ	Х		1000 per reel
	-060E	_						Х	50 per tube
	-360E	_	-	Χ	Х			Х	50 per tube
HCPL-2611	-000E	No option	300-mil						50 per tube
	-300E	#300	DIP-8	Χ	Х				50 per tube
	-500E	_		Χ	Х	Χ			1000 per reel
	-020E	#020					Х		50 per tube
	-320E	_		Χ	Χ		Х		50 per tube
	-520E	_		Χ	Х	Χ	Х		1000 per reel
	-060E	#060						Х	50 per tube
	-360E	_		Χ	Х			Х	50 per tube
	-560E	_		Χ	Х	Χ		Х	1000 per reel
HCPL-2630	-000E	No option	300-mil						50 per tube
	-060E	_	DIP-8					Х	50 per tube
	-300E	#300	-	Χ	Х				50 per tube
	-500E	_		Х	X	Х			1000 per reel
	-020E	_	-				Х		50 per tube
	-320E	_		Х	Х		Х		50 per tube
	-520E	_		Х	Х	Х	Х		1000 per reel
	-560E	_		Χ	Χ	Χ		Х	1000 per reel

Table 1: Ordering Information (Continued)

	Op	tion					UL 5000		
Part Number	RoHS Compliant	Non-RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	Vrms/ 1 Minute Rating	IEC/EN/DIN EN 60747- 5-5	Quantity
HCPL-2631	-000E	No option	300-mil DIP-8						50 per tube
HCPL-4661	-300E	#300		Х	Х				50 per tube
	-500E	#500		Χ	X	Χ			1000 per reel
	-020E	#020					X		50 per tube
	-320E	#320		Х	Х		Х		50 per tube
	-520E	_		Х	Х	Х	Х		1000 per reel
HCPL-0600	-000E	No option	SO-8	Х					100 per tube
HCPL-0601	-500E	#500		Х		Χ			1500 per reel
HCPL-0611	-060E	#060		Х				Х	100 per tube
	-560E	#560		Х		Χ		Х	1500 per reel
HCPL-0630	-000E	No option	SO-8	Χ					100 per tube
HCPL-0631 HCPL-0661	-500E	#500		Х		Х			1500 per reel
HCNW137	-000E	No option	400-mil DIP-8				Х	Х	42 per tube
HCNW2601	-300E	#300		Х	Х		Х	Х	42 per tube
HCNW2611	-500E	#500		Х	Х	Χ	Х	Х	750 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry. Combinations of Option 020 and Option 060 are not available.

Example 1:

HCPL-2611-560E to order product of 300-mil DIP Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.


Example 2:

HCPL-2630 to order product of 300-mil DIP package in tube packaging and non RoHS compliant.


Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

NOTE: The notation "#xxx" is used for existing products, while products launched since July 15, 2001 and RoHS compliant option use "-xxxE".

Schematic





USE OF A 0.1 μF bypass capacitor connected as close as possible between PINS 5 and 8 is recommended.



Package Outline Drawings

8-pin DIP Package¹ (6N137, HCPL-2601/11/30/31, HCPL-4661)





DIMENSIONS IN MILLIMETERS (INCHES).

*MARKING CODE LETTER FOR OPTION NUMBERS

"L" = OPTION 020


"V" = OPTION 060

OPTION NUMBERS 300 AND 500 NOT MARKED.

NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

^{1.} JEDEC Registered Data (for 6N137 only).


8-pin DIP Package with Gull Wing Surface Mount Option 300 (6N137, HCPL-2601/11/30/31, HCPL-4661)



DIMENSIONS IN MILLIMETERS (INCHES).
LEAD COPLANARITY = 0.10 mm (0.004 INCHES).


NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

Small-Outline SO-8 Package (HCPL-0600/01/11/30/31/61)




NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

8-Pin Widebody DIP Package (HCNW137, HCNW2601/11)



8-Pin Widebody DIP Package with Gull Wing Surface Mount Option 300 (HCNW137, HCNW2601/11)



NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

^{*} MAXIMUM MOLD FLASH ON EACH SIDE IS 0.25 mm (0.010 in.).

Test Rating Code, Z	Optional Identification Code
L – Option x2x	A – Avago
V – Option x5x or x6x	SU – UL Logo
	P – Special Program Code

Reflow Soldering Profile

The recommended reflow soldering conditions are per JEDEC Standard J-STD-020 (latest revision). Non-halide flux should be used.

Regulatory Information

The 6N137, HCPL-26xx/06xx/46xx, and HCNW137/26xx have been approved by the following organizations:

UL Recognized under UL 1577, Component Recognition Program, File E55361.

IEC/EN/DIN EN 60747-5-5

CSA Approved under CSA Component Acceptance Notice #5, File CA 88324.

Insulation and Safety-Related Specifications

Parameter	Symbol	8-pin DIP (300 Mil)	SO-8	Widebody (400 Mil)	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.1	4.9	9.6	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	7.4	4.8	10.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	1.0	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Minimum Internal Tracking (Internal Creepage)		NA	NA	4.0	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	200	200	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa	Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - Surface mount classification is Class A in accordance with CECC 00802.

IEC/EN/DIN EN 60747-5-5 Insulation Characteristics² (HCPL-06xx Option 060 Only)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110, Table 1			
for rated mains voltage ≤ 150 V _{rms}		I-IV	
for rated mains voltage ≤ 300 V _{rms}		I-IV	
for rated mains voltage ≤ 600 V _{rms}		I-III	
Climatic Classification		40/85/21	
Pollution Degree (DIN VDE 0110/39)		2	
Maximum Working Insulation Voltage	V _{IORM}	567	V _{peak}
Input-to-Output Test Voltage, Method b ^a	V _{PR}	1063	V _{peak}
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1s$, Partial Discharge < 5 pC			
Input-to-Output Test Voltage, Method a ^a	V_{PR}	907	V _{peak}
V_{IORM} ×1.6 = V_{PR} , Type and Sample Test, t_{m} = 10s, Partial Discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage, t _{ini} = 60s)	V _{IOTM}	6000	V _{peak}
Safety Limiting Values (Maximum values allowed in the event of a failure)			
Case Temperature	T _S	150	°C
Input Current ^b	I _{S,INPUT}	150	mA
Output Power ^b	P _{S,OUTPUT}	600	mW
Insulation Resistance at T _S , V _{IO} = 500V	R _S	≥ 10 ⁹	Ω

a. Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-5, for a detailed description.

b. Ratings apply to all devices except otherwise noted in the Package column.

Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

IEC/EN/DIN EN 60747-5-5 Insulation Characteristics³ (HCPL-26xx; 46xx; 6N13x Option 060 Only)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110, Table 1			
for rated mains voltage ≤ 300 V _{rms}		I-IV	
for rated mains voltage ≤ 450 V _{rms}		I-IV	
Climatic Classification		40/85/21	
Pollution Degree (DIN VDE 0110/39)		2	
Maximum Working Insulation Voltage	V _{IORM}	630	V _{peak}
Input to Output Test Voltage, Method b ^a	V _{PR}	1181	V _{peak}
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1s$, Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a ^a	V _{PR}	1008	V_{peak}
$V_{IORM} \times 1.6 = V_{PR}$, Type and sample test, $t_m = 10$ s, Partial Discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage, t _{ini} = 60s)	V _{IOTM}	6000	V_{peak}
Safety Limiting Values (Maximum values allowed in the event of a failure)			
Case Temperature	T _S	175	°C
Input Current	I _{S,INPUT}	230	mA
Output Power	P _{S,OUTPUT}	600	mW
Insulation Resistance at T _S , V _{IO} = 500V	R _S	≥ 10 ⁹	Ω

a. Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-5, for a detailed description.

^{3.} Isolation characteristics are guaranteed only within the safety maximum ratings, which must be ensured by protective circuits in application

IEC/EN/DIN EN 60747-5-5 Insulation Characteristics⁴ (HCNW137/2601/2611 Only)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110, Table 1			
for rated mains voltage ≤ 600 V _{rms}		I-IV	
for rated mains voltage ≤ 1000 V _{rms}		I-III	
Climatic Classification		40/85/21	
Pollution Degree (DIN VDE 0110/39)		2	
Maximum Working Insulation Voltage	V _{IORM}	1414	V _{peak}
Input to Output Test Voltage, Method b ^a	V _{PR}	2651	V_{peak}
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1s$, Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a ^a	V _{PR}	2262	V _{peak}
$V_{IORM} \times 1.6 = V_{PR}$, Type and sample test, $t_m = 10$ s, Partial Discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage, t _{ini} = 60s)	V _{IOTM}	8000	V_{peak}
Safety Limiting Values (Maximum values allowed in the event of a failure)			
Case Temperature	T _S	150	°C
Input Current	I _{S,INPUT}	400	mA
Output Power	P _{S,OUTPUT}	700	mW
Insulation Resistance at T _S , V _{IO} = 500V	R _S	≥10 ⁹	Ω

a. Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-5, for a detailed description.

^{4.} Isolation characteristics are guaranteed only within the safety maximum ratings, which must be ensured by protective circuits in application.

Absolute Maximum Ratings⁵

No derating required up to 85°C.

Parameter	Symbol	Package ^a	Min.	Max.	Units	Note
Storage Temperature	T _S		- 55	125	°C	
Operating Temperature ^b	T _A		-40	85	°C	
Average Forward Input Current	I _F	Single 8-Pin DIP Single SO-8 Widebody	_	20	mA	С
		Dual 8-Pin DIP Dual SO-8	_	15		d, e
Reverse Input Voltage	V_R	8-Pin DIP, SO-8	_	5	V	d
		Widebody	_	3		
Input Power Dissipation	P _I	Widebody	_	40	mW	
		Single 8-Pin DIP	_	36		
		Dual 8-Pin DIP	_	27		
Supply Voltage (1 Minute Maximum)	V_{CC}		_	7	V	
Enable Input Voltage (not to exceed V _{CC} by more than 500 mV)	V _E	Single 8-Pin DIP Single SO-8	_	V _{CC} + 0.5	V	
Enable Input Current	Ι _Ε	Widebody	_	5	mA	
Output Collector Current	Io		_	50	mA	d
Output Collector Voltage	V _O		_	7	V	d
Output Collector Power Dissipation	P _O	Single 8-Pin DIP Single SO-8 Widebody	_	85	mW	
		Dual 8-Pin DIP Dual SO-8	_	60		d _, f
Lead Solder Temperature (Through Hole Parts Only)	T _{LS}	8-Pin DIP	_	260°C for 10 s, 1.6 mm below seating plane		
		Widebody	_	260°C for 10s, up to seating plane		
Solder Reflow Temperature Profile (Surface Mount Parts Only)		SO-8 and Option 300	_	See Package Outline Drawings		

- a. Ratings apply to all devices except otherwise noted in the Package column.
- b. 0°C to 70°C on JEDEC Registration.
- c. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does not exceed 20 mA.
- d. Each channel.
- e. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does not exceed 15 mA.
- f. Derate linearly above 80°C free-air temperature at a rate of 2.7 mW/°C for the SOIC-8 package.
- 5. JEDEC Registered Data (for 6N137 only).

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Input Current, Low Level	I _{FL} ^a	0	250	μA
Input Current, High Level ^b	I _{FH} ^c	5	15	mA
Power Supply Voltage	V _{CC}	4.5	5.5	V
Low Level Enable Voltage ^d	V _{EL}	0	0.8	V
High Level Enable Voltage ^d	V _{EH}	2.0	V _{CC}	V
Operating Temperature	T _A	-40	85	°C
Fan Out (at $R_L = 1 \text{ k}\Omega)^b$	N	_	5	TTL Loads
Output Pull-up Resistor	R _L	330	4 k	Ω

- a. The off condition can also be guaranteed by ensuring that $V_{\text{FL}} \leq 0.8 \text{V}.$
- b. Each channel.
- c. The initial switching threshold is 5 mA or less. It is recommended that 6.3 mA to 10 mA be used for best performance and to permit at least a 20% LED degradation guardband.
- d. For single channel products only.

Electrical Specifications

Over recommended temperature (T_A =–40 $^{\circ}$ C to +85 $^{\circ}$ C) unless otherwise specified. All Typicals at V_{CC} = 5V, T_A = 25 $^{\circ}$ C.

All enable test conditions apply to single channel products only. See note.

Table 2: Electrical Specifications

Parameter	Sym.	Package	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
High Level Output Current	I _{OH} ^a	All	_	5.5	100	μА	$V_{CC} = 5.5V, V_{E} = 2.0V$ $V_{O} = 5.5V,$ $I_{F} = 250 \mu A$	1	b, c, d
Input Threshold Current	I _{TH}	Single Channel Widebody	_	2.0	5.0	mA	V _{CC} = 5.5V, V _E = 2.0V,	2, 3	d
		Dual Channel		2.5			$V_O = 0.6V$, I_{OL} (Sinking) = 13 mA		
Low Level Output	V _{OL} ^a	8-Pin DIP, SO-8	_	0.35	0.6	V	V _{CC} = 5.5V,	2, 3, 4,	b, d
Voltage		Widebody		0.4			$V_E = 2.0V$, $I_F = 5$ mA, I_{OL} (Sinking) = 13 mA	5	
High Level Supply Current	Іссн	Single Channel	_	7.0	10.0*	mA	$V_E = 0.5V V_{CC} = 5.5V, I_F = 0 \text{ mA}$		е
			_	6.5	_		$V_E = V_{CC},$ $V_{CC} = 5.5 \text{ V},$ $I_F = 0 \text{ mA}$		
		Dual Channel	_	10	15	_	Both Channels		
Low Level Supply Current	I _{CCL}	Single Channel	_	9.0	13.0*	mA	$V_E = 0.5V,$ $V_{CC} = 5.5V,$ $I_F = 10 \text{ mA}$		f
			_	8.5	_		$V_E = V_{CC}, V_{CC} = 5.5V$ $I_F = 10 \text{ mA}$		
		Dual Channel	_	13	21		Both Channels		
High Level Enable Current	I _{EH}	Single Channel	_	-0.7	-1.6	mA	$V_{CC} = 5.5V, V_{E} = 2.0V$		
Low Level Enable Current	l _{EL} a		_	-0.9	-1.6	mA	$V_{CC} = 5.5V, V_{E} = 0.5V$		g
High Level Enable Voltage	V _{EH}		2.0	_	_	V			d
Low Level Enable Voltage	V _{EL}		_	_	0.8	V			
Input Forward	V _F	8-Pin DIP	1.4	1.5	1.75 ^a	V	$T_A = 25^{\circ}C, I_F = 10 \text{ mA}$	6, 7	b
Voltage		SO-8	1.3	_	1.80	1	I _F = 10 mA		
		Widebody	1.25	1.64	1.85		$T_A = 25^{\circ}C, I_F = 10 \text{ mA}$		
			1.2		2.05	1	I _F = 10 mA		

Table 2: Electrical Specifications (Continued)

Parameter	Sym.	Package	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Input Reverse	BV_R^a	8-Pin DIP, SO-8	5	_	_	V	I _R = 10 μA		b
Breakdown Voltage		Widebody	3	_	_		I _R = 100 μA, T _A = 25°C		
Input Diode	ΔV_F /	8-Pin DIP, SO-8	_	-1.6	_	mV/°C	I _F = 10 mA	7	b
Temperature Coefficient	ΔT_{A}	Widebody	_	-1.9	_				
Input Capacitance	C _{IN}	8-Pin DIP, SO-8	_	60	_	pF	$f = 1 MHz, V_F = 0V$		b
		Widebody	_	70	_				

- a. JEDEC registered data for the 6N137. The JEDEC Registration specifies 0°C to +70°C. Broadcom specifies -40°C to +85°C.
- b. Each channel.
- c. The JEDEC registration for the 6N137 specifies a maximum I_{OH} of 250 μA . Broadcom guarantees a maximum I_{OH} of 100 μA .
- d. No external pull up is required for a high logic state on the enable input. If the V_E pin is not used, tying V_E to V_{CC} will result in improved CMR performance. For single channel products only.
- e. The JEDEC registration for the 6N137 specifies a maximum I_{CCH} of 15 mA. Broadcom guarantees a maximum I_{CCH} of 10 mA.
- f. The JEDEC registration for the 6N137 specifies a maximum I_{CCL} of 18 mA. Broadcom guarantees a maximum I_{CCL} of 13 mA.
- g. The JEDEC registration for the 6N137 specifies a maximum I_{EL} of -2.0 mA. Broadcom guarantees a maximum I_{EL} of -1.6 mA.

Switching Specifications (AC)

Over Recommended Temperature ($T_A = -40$ °C to + 85°C), $V_{CC} = 5V$, $I_F = 7.5$ mA unless otherwise specified.

All Typicals at $T_A = 25$ °C, $V_{CC} = 5$ V.

Parameter	Symbol	Package ^a	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to High Output Level	t _{PLH}		20	48	75 ^b	ns	$T_A = 25^{\circ}C$ $R_L = 350\Omega$ $C_L = 15 pF$	8, 9, 10	c,d,f
					100		$R_L = 350\Omega$ $C_L = 15 pF$		
Propagation Delay Time to Low Output Level	t _{PHL}		25	50	75*	ns	$T_A = 25^{\circ}C$ $R_L = 350\Omega$ $C_L = 15 pF$		c, e, f
					100		$R_{L} = 350\Omega$ $C_{L} = 15 \text{ pF}$		
Pulse Width Distortion	t _{PHL} – t _{PLH}	SO-8	_	3.5	35	ns	$R_{L} = 350\Omega$ $C_{L} = 15 \text{ pF}$	8, 9, 10, 11	f _, g
		Widebody			40				
Propagation Delay Skew	t _{PSK}		_	_	40	ns	$R_{L} = 350\Omega$ $C_{L} = 15 \text{ pF}$		f _, g _, h
Output Rise Time (10-90%)	t _r		_	24	_	ns	$R_{L} = 350\Omega$ $C_{L} = 15 \text{ pF}$	12	c _, f
Output Fall Time (90-10%)	t _f		_	10	_	ns	$R_{L} = 350\Omega$ $C_{L} = 15 \text{ pF}$	12	c, f
Propagation Delay Time of Enable from VEH to VEL	t _{ELH}	Single Channel	_	30	_	ns	$R_L = 350\Omega$, $C_L = 15 pF$,	13, 14	i
Propagation Delay Time of Enable from VEL to VEH	t _{EHL}	Single Channel	<u> </u>	20	_	ns	V _{EL} = 0V, V _{EH} = 3V		j

- a. Ratings apply to all devices except otherwise noted in the Package column.
- b. JEDEC registered data for the 6N137.
- c. Each channel.
- d. The t_{PLH} propagation delay is measured from the 3.75 mA point on the falling edge of the input pulse to the 1.5V point on the rising edge of the output pulse.
- e. The t_{PHL} propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5V point on the falling edge of the output pulse.
- f. No external pull up is required for a high logic state on the enable input. If the V_E pin is not used, tying V_E to V_{CC} will result in improved CMR performance. For single channel products only.
- g. See Propagation Delay, Pulse-Width Distortion, and Propagation Delay Skew for more information.
- h. t_{PSK} is equal to the worst case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature and specified test conditions.
- i. The t_{ELH} enable propagation delay is measured from the 1.5V point on the falling edge of the enable input pulse to the 1.5V point on the rising edge of the output pulse.
- j. The t_{EHL} enable propagation delay is measured from the 1.5V point on the rising edge of the enable input pulse to the 1.5V point on the falling edge of the output pulse.

Parameter	Sym.	Device	Min.	Тур.	Units		Test Conditions	Figure	Note
Logic High Common Mode Transient Immunity	CM _H	6N137	1,000	10,000	V/µs	V _{CM} = 10V	$V_{CC} = 5V$,	15	a, b, c, d
		HCPL-2630 HCPL-0600/0630 HCNW137	5,000	10,000	_	V _{CM} = 1 kV	$I_F = 0 \text{ mA},$ $V_{O(MIN)} = 2V,$ $R_L = 350\Omega,$		
	HCPL-2601/2631	T _A = 25°C							
		HCPL-2611/4661 HCPL-0611/0661 HCNW2611	15,000	25,000	_	V _{CM} = 1 kV			
Logic Low	CM _L	6N137	1,000	10,000	V/µs	V _{CM} = 10V	V _{CC} = 5V,		a, c, d, e
Common Mode Transient Immunity	HCPL-2630 HCPL-0600/0630 HCNW137	5,000	10,000	_	V _{CM} = 1 kV	$I_F = 7.5 \text{ mA},$ $V_{O(MAX)} = 0.8V,$ $R_L = 350\Omega,,$			
	HCPL-2601/2631 HCPL-0601/0631 HCNW2601	10,000	15,000	_	V _{CM} = 1 kV	T _A = 25°C			
		HCPL-2611/4661 HCPL-0611/0661 HCNW2611	15,000	25,000	_	V _{CM} = 1 kV			

- a. Each channel.
- b. CM_H is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state (that is, V_O > 2.0V).
- c. For sinusoidal voltages, (|dV_{CM} | / dt)_{max} = $\pi f_{CM}V_{CM}(p-p)$.
- d. No external pull up is required for a high logic state on the enable input. If the V_E pin is not used, tying V_E to V_{CC} will result in improved CMR performance. For single channel products only.
- e. CM_L is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (that is, $V_O < 0.8V$).

Package Characteristics

All Typicals at $T_A = 25$ °C.

Parameter	Sym.	Package	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Input-Output Insulation	I _{I-O} ^a	Single 8-Pin DIP Single SO-8	_	_	1	μА	45% RH, t = 5s, V _{I-O} = 3 kV _{dc} , T _A = 25°C		b _, c
Input-Output Momentary With-	V _{ISO}	8-Pin DIP, SO-8	3750		_	Vrms	RH 50%, t = 1 min, T _A = 25°C		b, c
stand Voltage ^d		Widebody	5000	_	_				b, e
		OPT 020 ^f	5000	_	_		1A 20 0		
Input-Output Resistance	R _{I-O}	8-Pin DIP, SO-8		10 ¹²	_	Ω	$V_{I-O} = 500 V_{dc}$		b _, g _, h
		Widebody	10 ¹²	10 ¹³	_		V _{I-O} = 500 V _{dc} , T _A = 25°C		
			10 ¹¹	_	_		V _{I-O} = 500 V _{dc} , T _A = 100°C		
Input-Output Capacitance	C _{I-O}	8-Pin DIP, SO-8	_	0.6	_	pF	f = 1 MHz,	b _, g _, h	
		Widebody	_	0.5	0.6		$T_A = 25^{\circ}C$		
Input-Input Insulation Leakage Current	I _{I-I}	Dual Channel		0.005		μA	RH 45%, t = 5s, V _{I-I} = 500V		i
Resistance (Input-Input)	R _{I-I}	Dual Channel	_	1011	_	Ω	RH 45%, t = 5s, V _{I-I} = 500V		i
Capacitance (Input-Input)	C _{I-I}	Dual 8-Pin DIP	_	0.03	_	pF	f = 1 MHz		i
		Dual SO-8		0.25					

- a. JEDEC registered data for the 6N137. The JEDEC Registration specifies 0°C to 70°C. Broadcom specifies -40°C to 85°C.
- b. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
- c. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 V_{rms} for one second (leakage detection current limit, I_{I-O} ≤ 5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table, if applicable.
- d. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable), your equipment level safety specification or Broadcom Application Note 1074, *Optocoupler Input-Output Endurance Voltage*.
- e. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 V_{rms} for one second (leakage detection current limit, I_{LO} ≤ 5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table, if applicable.
- f. For 6N137, HCPL-2601/2611/2630/2631/4661 only.
- g. Each channel.
- h. Measured between the LED anode and cathode shorted together and pins 5 through 8 shorted together. For dual channel products only.
- i. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together. For dual channel products only.

Figure 1: Typical High Level Output Current vs. Temperature





Figure 2: Typical Output Voltage vs. Forward Input Current







Figure 3: Typical Input Threshold Current vs. Temperature







Figure 4: Typical Low Level Output Voltage vs. Temperature






Figure 5: Typical Low Level Output Current vs. Temperature





Figure 6: Typical Input Diode Forward Characteristic







Figure 7: Typical Temperature Coefficient of Forward Voltage vs. Input Current







Figure 8: Test Circuit for T_{PHL} and T_{PLH}



*C_L IS APPROXIMATELY 15 pF WHICH INCLUDES PROBE AND STRAY WIRING CAPACITANCE.




Figure 9: Typical Propagation Delay vs. Temperature




Figure 10: Typical Propagation Delay vs. Pulse Input Current




Figure 11: Typical Pulse Width Distortion vs. Temperature




Figure 12: Typical Rise and Fall Time vs. Temperature




Figure 13: Test Circuit for t_{EHL} and t_{ELH}




Figure 14: Typical Enable Propagation Delay vs. Temperature




Figure 15: Test Circuit for Common Mode Transient Immunity and Typical Waveforms




Figure 16: Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per IEC/EN/DIN EN 60747 5-5






Figure 17: Recommended TTL/LSTTL to TTL/LSTTL Interface Circuit



*DIODE D1 (1N916 OR EQUIVALENT) IS NOT REQUIRED FOR UNITS WITH OPEN COLLECTOR OUTPUT.



Propagation Delay, Pulse-Width Distortion, and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high (t_{PLH}) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low (t_{PHL}) is the amount of time required for the input signal to propagate to the output causing the output to change from high to low (see Figure 8).

Pulse-width distortion (PWD) results when t_{PLH} and t_{PHL} differ in value. PWD is defined as the difference between t_{PLH} and t_{PHL} and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20 to 30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-I, etc.).

Propagation delay skew, t_{PSK} , is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t_{PLH} or t_{PHL} , for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 18, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, t_{PSK} is the difference between the shortest propagation delay, either t_{PLH} or t_{PHL} , and the longest propagation delay, either t_{PLH} or t_{PHL} .

As mentioned earlier, t_{PSK} can determine the maximum parallel data transmission rate. Figure 19 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and

outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 19 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice $t_{\rm PSK}$. A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The t_{PSK} specified optocouplers offer the advantages of guaranteed specifications for propagation delays, pulsewidth distortion and propagation delay skew over the recommended temperature, input current, and power supply ranges.

Figure 18: Illustration of Propagation Delay Skew - tPSK





Figure 19: Parallel Data Transmission Example



Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries, and/or the EU.

Copyright © 2014–2021 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



