

GS2985 Functional Block Diagram

Revision History

Version	ECO	PCN	Date	Changes and/or Modifications
9	027466	-	August 2015	Updated Table 4-5: Suggested LOS Threshold Settings to units of mV _{ppd} .
8	026631	_	July 2015	Removed any reference to TSLP package size data in the document. Updated to latest Semtech template.
7	016900	-	December 2013	Corrected lock time parameter in Section 4.16. Updates to document format.
6	158820	-	November 2012	Corrected page format on pages 30 and 31
5	158296	-	July 2012	Removed jumper from Figure 5-1: GS2985 Typical Application Circuit.
4	158127	-	May 2012	Corrected 4.15.3 section to make it easier to follow and changed to Semtech Template.
3	158063	_	May 2012	Corrected DRIVER_1 [7:5] Function Description in Table 4-12: Host Register Map
2	153705	-	March 2010	Converted to Data Sheet. Updated Power numbers in Table 2-1: DC Electrical Characteristics. Added Table 4-5: Suggested LOS Threshold Settings.
1	152592	_	September 2009	Updates to Section 4.15 Host Interface.
0	152329	-	July 2009	Converted document to Preliminary Data Sheet.
D	152240	-	July 2009	Added Figure 4-2: De-emphasis Waveform.
С	152042	-	June 2009	Removed 'Proprietary & Confidential" from document.
В	151967	-	May 2009	Added Section 4.15 Host Interface.
A	151318	-	April 2009	New document.

Contents

Feat	ures	1
Арр	lications	1
Desc	cription	1
Revi	sion History	3
1. Piı	n Out	6
	1.1 Pin Assignment	6
	1.2 Pin Descriptions	6
2. Ele	ectrical Characteristics	10
	2.1 Absolute Maximum Ratings	10
	2.2 DC Electrical Characteristics	10
	2.3 AC Electrical Characteristics	11
3. In _l	put/Output Circuits	14
4. De	etailed Description	19
	4.1 Serial Data Input	19
	4.2 Modes of Operation	19
	4.3 Input Trace Equalization	19
	4.4 4:1 Input Mux	
	4.5 Crystal Buffer	21
	4.6 LOS (Loss Of Signal) Detection	21
	4.7 Serial Digital Reclocker	22
	4.8 Lock Detection	22
	4.8.1 Lock Detect and Asynchronous Lock	23
	4.9 Serial Data Output	23
	4.9.1 Output Signal Interface Levels	23
	4.9.2 Adjustable Output Swing	23
	4.9.3 Output De-emphasis	23
	4.10 Automatic and Manual Data Rate Selection	24
	4.11 SD/HD Indication	25
	4.12 Bypass Mode	26
	4.13 DVB-ASI	26
	4.14 Output Mute and Data/Clock Output Selection	
	4.15 Host Interface	27
	4.15.1 Introduction	27
	4.15.2 Legacy Mode & Start-up	27
	4.15.3 Host Interface Mode & Start-up	28
	4.15.4 Clock & Data Timing	28
	4.15.5 Single Device Operation	28
	4.15.6 Write Operation - Single Device	29
	4.15.7 Read Operation - Single Device	29
	4.15.8 Daisy Chain Operation	33
	4.15.9 Read & Write Operation - Daisy Chained Devices	34
	4.15.10 Writing to all Devices	34

	4.15.11 Writing to a Single Device in the Chain	35
	4.15.12 Reading from all Devices	35
	4.15.13 Reading from a Single Device in the Chain	36
	4.15.14 Host Register Map	37
	4.16 Device Power-up	41
	4.17 Standby	41
	ypical Application Circuit	
6. Pa	ackage and Ordering Information	
	6.1 Package Dimensions	43
	6.2 Recommended PCB Footprint	44
	6.3 Packaging Data	44
	6.4 Marking Diagram	
	6.5 Solder Reflow Profile	45
	6.6 Ordering Information	45

1. Pin Out

1.1 Pin Assignment




Figure 1-1: GS2985 Pin Out

1.2 Pin Descriptions

Table 1-1: GS2985 Pin Descriptions

Pin Number	Name	Туре	Description
1, 3	DDI0, DDI0	Input	Serial Digital Differential Input 0.
2	HIF	Logic Input	Host interface selection pin. Active-low input. See Section 4.15.14.
4, 8, 12, 16, 32, 49	GND	Power	Connect to GND.
5, 7	DDI1, DDI1	Input	Serial Digital Differential Input 1.

Table 1-1: GS2985 Pin Descriptions (Continued)

Pin Number	Name	Туре	Description
6, 10, 24, 50, 54, 59, 64	N/C	No Connect	Do not connect.
9, 11	DDI2, DDI2	Input	Serial Digital Differential Input 2.
13, 15	DDI3, DDI3	Input	Serial Digital Differential Input 3.
14	RSVD	Reserved	Reserved pin. Do not connect to this pin.
17, 18	DDI_SEL[0:1]	Logic Input	Selects one of four serial digital input signals for processing. See Section 4.4.
19	BYPASS	Logic Input	Bypasses the reclocker stage. See Section 4.12.
20	AUTOBYPASS	Logic Input	When HIGH, this pin automatically bypasses the reclocker stage when the PLL is not locked to a supported rate. See Section 4.12.
21	AUTO/MAN	Logic Input	When set HIGH, the standard is automatically detected from the input data rate.
22	VCC_VCO	Power	Most positive power supply connection for the internal VCO section. Connect to a 3.3V supply with a 422 Ω resistor, or to a 2.5V supply with a 267 Ω resistor.
23	VEE_VCO	Power	Most negative power supply connection for the internal VCO section. Connect to GND.
25, 26	SS0, SS1	Bi-directional	When AUTO/MAN is HIGH, SS[1:0] are outputs displaying the data rate to which the PLL has locked to. When AUTO/MAN is LOW, SS[1:0] are inputs forcing the PLL to lock only to the selected data rate. See Table 4-8 from Section 4.10.
27	VDD_1P8	Power	External capacitor for internal 1.8V digital supply.
28	LOCKED	Output	Lock Detect status signal. HIGH when the PLL is locked.
29	LOS	Output	Loss Of Signal status. HIGH when the input signal is invalid.
30	VDD_DIG	Power	Most positive power supply connection for the digital core. Connect to 3.3V or 2.5V.
31	VSS_DIG	Power	Most negative power supply for the digital core. Connect to GND.
33	SD/ HD	Output	This signal will be LOW for all rates other than 270Mb/s. This signal is HIGH for 270Mb/s.
34	KBB	Analog Input	Controls the loop bandwidth of the PLL. Leave this pin floating for serial reclocking applications.
35	DDO1_DISABLE	Logic Input	Disables the DDO1/RCO and DDO1/RCO outputs when LOW. See Section 4.14.

Table 1-1: GS2985 Pin Descriptions (Continued)

Pin Number	Name	Туре	Description
36	DATA_MUTE	Logic Input	Mutes the DDO0/DDO0 and DDO1/DDO1 (if data is selected) outputs when LOW. Set HIGH for normal operation.
37	DATA/CLOCK	Logic Input	DATA/CLOCK select. See Section 4.14.
38, 40	DDO1/RCO, DDO1/RCO	Output	Differential serial clock or data outputs.
39	DE1_EN	Logic Input	De-emphasis on/off pin for serial digital output 1. HIGH = de-emphasis on LOW = de-emphasis off
41	VCC_DDO1	Power	Most positive power supply connection for the DDO1/DDO1 output driver. Connect to 3.3V or 2.5V.
42	VEE_DDO1	Power	Most negative power supply connection for the DDO1/DDO1 output driver. Connect to GND.
43	GND_DRV	Power	Connect to GND.
44, 46	DDO0, DDO0	Output	Differential Serial Digital Outputs.
45	DE0_EN	Logic Input	De-emphasis on/off pin for serial digital output 0. HIGH = de-emphasis on LOW = de-emphasis off
47	VCC_DDO0	Power	Most positive power supply connection for the DDO0/DDO0 output driver. Connect to 3.3V or 2.5V.
48	VEE_DDO0	Power	Most negative power supply connection for the DDO0/DDO0 output driver. Connect to GND.
51	XTAL_BUF_OUT	Output	Buffered output of the reference oscillator.
52	XTAL+	Output	Reference crystal output.
53	XTAL-	Input	Reference crystal input.
55	CS∕EQ3_EN	Input/Logic Input	In host mode (HIF set LOW): Chip select input for SPI serial host interface. Active-low input. In non-host mode (HIF set HIGH): Trace equalization on/off pin for Serial Digital Differential Input 3. Active-high input.
56	SCK/EQ2_EN	Input/Logic Input	In host mode (HIF set LOW): Burst-mode clock input for SPI serial host interface. In non-host mode (HIF set HIGH): Trace equalization on/off pin for Serial Digital Differential Input 2. Active-high input.

GS2985 Final Data Sheet Rev.9 GENDOC-036663 August 2015

Table 1-1: GS2985 Pin Descriptions (Continued)

Pin Number	Name	Туре	Description
57	SDO/EQ1_EN	Input/Logic Input	In host mode (HIF set LOW): Serial digital data output for SPI serial host interface. Active-high output. In non-host mode (HIF set HIGH): Trace equalization on/off pin for Serial Digital Differential Input 1. Active-high input.
58	SDI/EQ0_EN	Input/Logic Input	In host mode (HIF set LOW): Serial digital data input for SPI serial host interface. Active-high input. In non-host mode (HIF set HIGH): Trace equalization on/off pin for Serial Digital Differential Input 0. Active-high input.
60	VEE_CP	Power	Most negative power supply connection for the internal charge pump. Connect to GND.
61	VCC_CP	Power	Most positive power supply connection for the internal charge pump. Connect to 3.3V or 2.5V
62	LF+	Passive	Loop Filter capacitor connection. (CLF = 47nF). Connect as shown in Typical Application Circuit on page 42.
63	CP_CAP	Power	External capacitor for internal LDO regulator supplying the charge pump circuit.
-	Center Pad	_	Ground pad on bottom of package. Connect to GND.

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Parameter	Value
Supply Voltage	-0.5 to +3.6V _{DC}
Input ESD Voltage	4kV
Storage Temperature Range	-50°C < T _A < 125°C
Operating Temperature Range	-40°C to 85°C
Input Voltage Range	-0.3 to (VCC + 0.3) V _{DC}
Solder Reflow Temperature	260°℃

2.2 DC Electrical Characteristics

Table 2-1: DC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Supply Voltage	VDD	3.3V	3.135	3.3	3.465	V
Supply Voltage	VUU	2.5V	2.375	2.5	2.625	V
Power (DDO1/RCO disabled, minimum		VDD = 3.3V	_	250	325	mW
output swing)	_	VDD = 2.5V		180	235	mW
Power (DDO1/RCO enabled, minimum	- Р	VDD = 3.3V	_	290	390	mW
output swing)	Р	VDD = 2.5V	_	210	275	mW
Decree in Decree decree and de	=	VDD = 3.3V	_	48	60	mW
Power in Power-down mode		VDD = 2.5V	_	30	40	mW
Serial Input Termination	_	Differential	80	100	120	Ω
Serial Output Termination	-	Differential	80	100	120	Ω
Serial Input Common Mode Voltage	-	_	1.6	-	VDD	V
Serial Output Common Mode Voltage	-	-	-	VCC- (ΔVOD /2)	_	V

Table 2-1: DC Electrical Characteristics (Continued)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
VIL (2.5V operation)		VOUT≤VOL, max	-0.3	_	0.7	V
VIL (3.3V operation)		VOUT≤VOL, max	-0.3	-	0.8	V
VIH (2.5V operation)		VOUT≥VOH, min	1.7	-	VDD +0.3	V
VIH (3.3V operation)		VOUT≥VOH, min	2	-	VDD +0.3	V
IIN	-	VIN = 0V or VIN = VDD	_	+/-10	+/-20	μΑ
VOL (2.5V operation)		VDD = min, IOL = 100μA	-	-	0.4	V
VOL (3.3V operation)		VDD = min, IOL = 100μA	-	-	0.4	V
VOH (2.5V operation)		$VDD = min, IOH = -100\mu A$	2.1	-	-	V
VOH (3.3V operation)	_	VDD = min, IOH = -100μA	VDD -0.4	-	-	V
Hystorocic Voltago (CDI inputs)		2.5V operation	-	350	-	mV
Hysteresis Voltage (SPI inputs)	_	3.3V operation		420	_	mV

2.3 AC Electrical Characteristics

Table 2-2: AC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Serial Input Data Rate (for reclocking)	DR _{SDO}	-	0.27	_	2.97	Gb/s	-
Serial Input Data Rate (bypass)		-	DC	-	2.97	Gb/s	-
SPI Operating Speed	_	-	_	_	10	MHz	-
Input Voltage Swing	ΔVSDI	set ATTEN_EN = 1 for ΔVSDI>1V _{pp}	100		2000	mV _{p-pd}	-
		default	300	400	500	mV _{p-pd}	-
Output Voltage Swing	ΔVOD	see DRIVER_1 register (0x01) addresses 8 & 9 in 4.15.14 Host Register Map.	600	800	1000	mV _{p-pd}	-

Table 2-2: AC Electrical Characteristics (Continued)

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes	
		LOW	Recon	-				
Input Trace Equalization	-	MED	Recom	Recommended setting for 10 to 20 inches of FR4				
		HIGH	Reco	mmendec inches	d setting for	or >20	_	
		OFF - 0	-	0	_	dB	_	
Output De-Emphasis		ON - 0	-	0	-	dB	_	
		ON - 1	-	0.7	_	dB	_	
		ON - 2	-	1.3	_	dB	_	
	_	ON - 3	_	2	_	dB	-	
		ON - 4	-	2.6	_	dB	-	
		ON - 5	_	3.3	_	dB	-	
		ON - 6	_	4	_	dB	_	
		ON - 7	_	4.7	_	dB	-	
Input Jitter Tolerance		square-wave modulated jitter	0.8	_	_	UI	_	
	BW _{LOOP}	KBB = VCC	-	170	_	kHz	_	
		KBB = FLOAT	-	340	_	kHz	-	
	(=: :::::::, =,	KBB = GND	-	680	_	kHz	-	
		KBB = VCC	_	0.875	_	MHz	-	
Loop Bandwidth	BW _{LOOP} (1485Mb/s)	KBB = FLOAT	_	1.75	_	MHz	_	
	(1.1051112/3)	KBB = GND	_	3.5	_	MHz	_	
		KBB = VCC	_	1.75	-	MHz	_	
	BW _{LOOP} (2970Mb/s)	KBB = FLOAT	_	3.5	_	MHz	_	
	(29/UMD/s)	KBB = GND	_	7.0	-	MHz	-	
PLL Lock Time (asynchronous)	t _{alock}	_	_	0.5	1	ms	_	
		$CLF = 47nF, SD/\overline{HD} = 0$	_	0.5	4	μs	_	
PLL Lock Time (synchronous)	t _{slock}	$CLF = 47nF, SD/\overline{HD} = 1$	_	5	10	μs	_	

Table 2-2: AC Electrical Characteristics (Continued)

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Serial Data Output Jitter Intrinsic (DDO0)	t _{OJ(270Mb/s)}	KBB = FLOAT PRN 2^23-1 test pattern	_	0.01	0.02	UI	1
	t _{OJ(1485Mb/s)}	KBB = FLOAT PRN 2^23-1 test pattern	-	0.03	0.04	UI	1
	t _{OJ(2970Mb/s)}	KBB = FLOAT PRN 2^23-1 test pattern	_	0.05	0.08	UI	1
Output Rise/Fall Time	tr/f	20% to 80% (400mV swing)	-	65	90	ps	-
	CIT	20% to 80% (800mV swing)	-	80	110	ps	-
Output Rise/Fall Time Mismatch	-	_	_	-	15	ps	-
Eye Cross Shift	-	percentage of signal amplitude	-	-	5	%	-
		50 - 100Hz	_	100	-	mV_{p-p}	-
Power Supply Noise Rejection	-	100Hz - 10MHz		40	-	mV _{p-p}	
		10MHz - 1.485GHz	_	10	_	mV _{p-p}	_

Notes:

^{1.} Accumulated jitter measured peak to peak differential over 1000 hits.

3. Input/Output Circuits




Figure 3-1: High-speed Inputs (DDI0, $\overline{DDI0}$, DDI1, $\overline{DDI1}$, DDI2, $\overline{DDI2}$, DDI3, $\overline{DDI3}$)





Figure 3-2: Low-speed Input with weak internal pull-up (HIF, RSVD, AUTO/MAN, DDO1_DISABLE, DATA_MUTE)



 $\label{lower} \textbf{Figure 3-3: Low-speed Input with weak internal pull-down (DDI_SEL0, DDI_SEL1, BYPASS, AUTOBYPASS, DE1_EN, DE0_EN)}$




Figure 3-4: Data Rate Control/Indicators (SS0, SS1)




Figure 3-5: Low-speed Outputs (LOCKED, LOS, HD/SD)




Figure 3-6: High-speed Outputs (DDO1/RCO, DDO1/RCO, DDO0)




Figure 3-7: Loop Bandwidth Control (KBB)




Figure 3-8: Crystal Buffered Output (XTAL_BUF_OUT)




Figure 3-9: High-speed Crystal Oscillator I/O (XTAL-, XTAL+)




Figure 3-10: SPI Inputs/EQ Ctrl (CS/EQ3_EN, SCK/EQ2_EN, SDI/EQ0_EN)




Figure 3-11: SPI Output/EQ Control (SDO/EQ1_EN)

4. Detailed Description

The GS2985 is a multi-standard reclocker for serial digital SDTV signals operating at 270Mb/s, and HDTV signals operating at 1.485Gb/s, 1.485/1.001Gb/s, 2.97Gb/s and 2.97/1.001Gb/s.

4.1 Serial Data Input

The GS2985 features four differential input buffers.

The serial data input signal is connected to the DDI0/DDI0, DDI1/DDI1, DDI2/DDI2 and DDI3/DDI3 input pins of the device.

Input signals can be single-ended or differential, DC or AC-coupled.

The input circuit is self-biasing, to allow for simple AC or DC-coupling of input signals to the device.

The serial digital data inputs are also compatible when DC-coupled with LVPECL or CML differential outputs from crosspoint switches which operate from 3.3V or 2.5V supplies. This includes but is not limited to: GS2974A, GS2974B, and GS2984 equalizers.

4.2 Modes of Operation

The GS2985 has two modes of operation: Legacy Mode (\overline{HIF} = HIGH) and SPI Mode (\overline{HIF} = LOW).

In Legacy Mode, chip functions are controlled via pins only, and offers limited control of input equalization and output de-emphasis.

In SPI mode, access is gained to additional EQ and DE settings as well as access to additional features such as LOS adjustment, polarity invert, auto-mute, etc.

4.3 Input Trace Equalization

The GS2985 features adjustable trace equalization to compensate for PCB trace dielectric losses at 1.5GHz.

The trace equalization has three peak-gain settings. The maximum peak gain value is optimized for compensating the high-frequency losses associated with 25 inches of 5-mil stripline in FR4 material. For boards with different striplines or materials, users can experiment to find the EQ setting which optimizes their system performance.

These settings are accessible via the serial host interface.

Each serial digital input; DDI, \overline{DDI} includes a pin EQn_EN to turn its trace equalizer on or off. When a pin EQn_EN is tied LOW or left unconnected, the trace equalization for input n is set to the Low Range.

When an EQn_EN pin is tied HIGH, and input n is selected, the trace equalization for input n is set to the Medium Range.

GS2985 Final Data Sheet Rev.9 GENDOC-036663 August 2015

19 of 46 Semtech Proprietary & Confidential

Table 4-1: Input Trace Equalization Operation

EQn_EN Setting	Trace Equalization Range
LOW	Low
HIGH	Medium

The default peak-gain setting upon power-up is optimized for compensating the high-frequency losses associated with approximately 10 inches of 5-mil stripline in FR4 material.

The EQn_EN pins are multiplexed with the serial host interface pins. The EQn_EN functionality is enabled when pin $\overline{\text{HIF}}$ is tied HIGH, as shown in Table 4-2:

Table 4-2: EQn_EN Pins Multiplexed

Pin	Function
SDI/EQ0_EN	Active-high logic input to enable trace-equalization for high-speed input channel 0.
SDO/EQ1_EN	Active-high logic input to enable trace-equalization for high-speed input channel 1.
SCK/EQ2_EN	Active-high logic input to enable trace-equalization for high-speed input channel 2.
CS/EQ3_EN	Active-high logic input to enable trace-equalization for high-speed input channel 3.

4.4 4:1 Input Mux

The GS2985 incorporates a 4:1 input mux, which allows the connection of four independent streams of video/data. There are four differential inputs ($DDI[3:0] / \overline{DDI[3:0]}$). The active channel can be selected via the DDI_SEL[1:0] pins as shown in Table 4-3.

Table 4-3: Input Selection Table

DDI_SEL[1:0]	Selected Input
00	DDI0
01	DDI1
10	DDI2
11	DDI3

The DDI_SEL pins include internal pull-downs, which pull the input voltage LOW if either pin is unconnected. Active circuitry associated with the input buffers and trace EQ can only be turned on for the selected input. Inputs which are not selected have their input buffers and trace EQs turned OFF to save power. Unused inputs can be either left floating, or tied to VCC.

4.5 Crystal Buffer

The GS2985 features a crystal buffer supporting a Gennum recommended external 27MHz crystal. The GS2985 requires an external 27MHz reference clock for correct operation. This reference clock is generated by connecting a crystal to the XTAL- and XTAL+ pins of the device.

Alternately, a 27MHz external clock source can be connected to the XTAL- pin of the device, while the XTAL+ pin should be left floating.

4.6 LOS (Loss Of Signal) Detection

The LOS (Loss Of Signal) status pin is an active-high output that indicates when the serial digital input signal selected at the 4:1 input mux is invalid. In order for this output to be asserted, transitions must not be present for a period of $t_{LA} = 5 - 10 \mu s$. After this output has been asserted, LOS will de-assert within $t_{LD} = 0 - 5 \mu s$ after the appearance of a transition at the DDIx input. See Figure 4-1.

This signal is HIGH (signal lost), when the number of data edges within a window is below a defined threshold. The output is automatically muted when LOS is detected.

This signal is LOW (signal valid), when the number of data edges within a window is above a defined threshold. See Table 4-4.

Table 4-4: LOS Operation

LOS	Signal
HIGH	Invalid
LOW	Valid

The LOS function is operational for all operating modes of the device.




Figure 4-1: LOS Signal Timing

The LOS detector has two major modes. In legacy mode, a simple edge-based detector is used to monitor the received signal at the output of the data slicer. Since the incoming signal has undergone considerable gain by this point, the legacy detector can be more susceptible to false de-assertion of LOS for unused channels which experience significant cross-talk from adjacent active channels.

The new LOS detector uses a measure of both signal amplitude and duration to minimize false detection of the impulse like signals that are characteristic of cross-talk. In this mode, the signal is tapped off at the output of the equalizer stage, prior to the high gain buffers.

The threshold setting within the detector can be adjusted to increase or decrease its sensitivity. Gennum recommends using the least sensitive threshold level. This provides the most margin against false de-assertion of LOS.

Table 4-5: Suggested LOS Threshold Settings

		LOS Detection Method Select	LOS Threshold Adjust	
	>250mV _{ppd}	0x1	0x0	
Input Signal Amplitude	200mV _{ppd} to 250mV _{ppd}	0x1	0x1	
	150mV _{ppd} to 200mV _{ppd}	0x1	0x2	
	<150mV _{ppd}	0x1 or 0x0	0x3	

The LOS mode can be selected by using the host interface, in register TOP_1 (address 0x02).

4.7 Serial Digital Reclocker

The output of the Equalizer is fed to the reclocker. The function of the reclocker is to re-time the input signal and to generate system clocks.

The reclocker operates at three frequencies; 2.97Gb/s, 1.485Gb/s and 270Mb/s, and provides a minimum input jitter tolerance of 0.8UI to square-wave-modulated jitter at these rates.

When there is no serial input signal, the internal clock maintains a frequency close to the expected incoming data rate, by locking to the external reference crystal.

4.8 Lock Detection

The lock detect block indicates, via the active-high LOCKED signal, when the device has achieved lock to the incoming data stream.

The lock logic within the GS2985 includes a system that monitors the frequency and the phase of the incoming data, as well as a monitor to detect harmonic lock.

Table 4-6: Lock Operation

Lock Signal	Status
HIGH	Locked
LOW	Not locked

The LOCKED output signal is also available via the host interface.

4.8.1 Lock Detect and Asynchronous Lock

The reference crystal is used to assist the PLL in achieving a short lock time. The lock detection algorithm is a continuous process, which begins at device power up or after a system reset, and continues until the device is powered down.

The asynchronous lock time is defined as the time it takes the device to lock when a video signal is first applied to the serial digital inputs, or when the digital video signal rate changes.

The synchronous lock time is defined as the time it takes the device to lock to a signal which has been momentarily interrupted.

4.9 Serial Data Output

The GS2985 features two current-mode differential output drivers, each capable of driving a maximum of 800mV_{DD} , differential, into an external 100Ω differential load.

Each of the GS2985's output buffers include two on-chip, 50Ω termination resistors.

4.9.1 Output Signal Interface Levels

The serial digital outputs of the GS2985 are compatible when DC-coupled with all Gennum serial digital interface products that feature a differential LVPECL or CML receiver designed for SDI applications and operate from 3.3V or 2.5V supplies. This includes but is not limited to: GS2978, GS2988, and GS2989 cable drivers.

4.9.2 Adjustable Output Swing

It is possible, via the host interface, to force the output swing to 400mV_{pp} or 800mV_{pp} differential, when the outputs are terminated with 50Ω loads.

The default output swing upon power-up is 400mV_{pp} differential.

4.9.3 Output De-emphasis

The GS2985 features adjustable output de-emphasis to compensate for PCB trace dielectric losses.

The output de-emphasis has eight settings, evenly distributed from a minimum of 0dB (output de-emphasis OFF) to a peak de-emphasis setting that is optimized for compensating the high-frequency losses associated with approximately 20 inches of 5-mil stripline in FR4 material. These settings are accessible via the serial host interface.

The action of the de-emphasis settings is to attenuate the trailing edge of the output data waveform relative to the output swings set through the host interface.

Each serial digital output DDOn, \overline{DDOn} includes a DEn_EN pin to turn its output de-emphasis on or off. De-emphasis is also turned OFF when in Bypass mode.

GS2985 Final Data Sheet Rev.9 GENDOC-036663 August 2015 www.semtech.com
23 of 46
Semtech
Proprietary & Confidential

Table 4-7: Output De-emphasis

DEn_EN pin	Status of Output n
HIGH	Output De-emphasis ON
LOW	Output De-emphasis OFF

When DEn_EN is set LOW or left unconnected, the de-emphasis for output n is OFF. When HIF is HIGH, these DE_EN controls select between OFF and a setting that compensates for roughly five inches of trace.

All other settings are available only via the host interface.

When a DEn_EN pin is tied HIGH, the output de-emphasis for output n is ON.

The default de-emphasis setting upon power-up is 0dB (OFF).

NOTE: Changing the de-emphasis setting will vary both V1 & V2 (see Figure 4-2).




Figure 4-2: De-emphasis Waveform

4.10 Automatic and Manual Data Rate Selection

The GS2985 can be configured to manually lock to a specific data rate or automatically search for and lock to the incoming data rate. The AUTO/MAN pin selects Automatic data rate detection mode (AUTO mode) when HIGH and manual data rate selection mode (MANUAL mode) when LOW.

In AUTO mode, the SS[1:0] bi-directional pins become outputs and the bit pattern indicates the data rate at which the PLL is currently locked to (or previously locked to). The search algorithm cycles through the data rates and starts over if that data rate is not found (see Figure 4-3).

A "search algorithm" cycles through the supported data rates until lock is achieved, as shown in Figure 4-3 below.




Figure 4-3: GS2985 Automatic Mode Search Algorithm

In MANUAL mode, the SS[1:0] pins become inputs and the data rate can be programmed. In this mode, the search algorithm is disabled and the GS2985's PLL will only lock to the data rate selected in accordance with Table 4-8.

Table 4-8: Data Rate Indication/Selection Bit Pattern

SS[1:0]	Data Rate (Mb/s)
0	Reserved
1	270
2	1485 or 1485/1.001
3	2970 or 2970/1.001

4.11 SD/HD Indication

The SD/HD signal indicates the output data rate of the device and can be connected to the SD/HD input pin of dual slew rate cable drivers such as the GS2988.

When this signal is HIGH, the data rate is 270Mb/s. This signal is LOW for all other data rates.

This signal is also LOW when the device is operating in bypass mode (Auto-bypass and User-bypass).

The SD/HD signal is LOW when the device is not locked.

4.12 Bypass Mode

In bypass mode, the GS2985 passes the data at the inputs, directly to the output. There are two pins that control the bypass function: BYPASS and AUTOBYPASS.

The BYPASS pin is an active-high signal which forces the GS2985 into bypass mode for as long as the pin is asserted HIGH.

The AUTOBYPASS pin is an active-high signal that places the GS2985 into bypass mode only when the PLL has not locked to a data rate.

Table 4-9: Bypass Modes

Bypass	Autobypass	Device Operation
HIGH	Х	Bypass Mode
LOW	HIGH	Bypass Mode if the PLL has not locked to a data rate
LOW	LOW	Power-up default. Normal Operation, part always tries to lock to the incoming data stream.

Note that if BYPASS is HIGH, this will override the AUTOBYPASS functionality.

When the GS2985's PLL is not locked and BYPASS = LOW and AUTOBYPASS = LOW, the serial digital output DDO/ \overline{DDO} will produce invalid data.

The AUTOBYPASS function will bypass unsupported (non-reclocked) SMPTE SDI signal rates without producing bit errors: 143Mb/s, 177Mb/s, 360Mb/s, 540Mb/s.

4.13 DVB-ASI

The GS2985 also reclocks DVB-ASI signals at 270Mb/s. In auto mode, the device will automatically lock to the incoming 270Mb/s signal. In manual mode, the SS[1:0] bits must be set to 01 (270Mb/s) to ensure proper operation.

4.14 Output Mute and Data/Clock Output Selection

The DATA_MUTE pin is provided to allow muting of the serial digital data output.

Setting $\overline{DATA_MUTE}$ = LOW will force the serial digital outputs DDO/ \overline{DDO} to mute (statically latch HIGH) under all conditions and operating modes.

The DDO1_DISABLE pin is provided to allow the second data/clock output to be powered down.

When $\overline{DDO1}$ _DISABLE is set LOW, the serial digital clock outputs DDO1/RCO and $\overline{DDO1}$ /RCO are muted and the driver is powered-down.

The DATA/CLOCK pin is provided to allow the second output to emit a copy of the reclocked serial data or the recovered clock.

When the DATA/CLOCK pin is set HIGH, the DDO1/RCO pin will output a copy of the serial digital output.

When the DATA/CLOCK pin is set LOW, the DDO1/RCO pin will output a copy of the recovered clock signal.

Table 4-10: Configuration of GS2985 Output Drivers and Mute/Disable Pins

DATA_MUTE	DDO1_DISABLE	DATA/CLOCK	DDO0	DDO1/RCO
1	1	0	DATA	CLOCK
1	1	1	DATA	DATA
0	1	0	MUTE	CLOCK
0	1	1	MUTE	MUTE
1	0	Х	DATA	Power down
0	0	Х	MUTE	Power down

4.15 Host Interface

4.15.1 Introduction

The GS2985 offers a Serial Peripheral Interface (SPI) to access advanced features and programmability. The polarity of the $\overline{\text{HIF}}$ pin tells the GS2985 whether or not the host interface is active ($\overline{\text{HIF}} = 0$) or in legacy mode ($\overline{\text{HIF}} = 1$).

Using the host interface, it is possible to override the control pin settings, and such settings will persist until the device has been powered-down and/or reset. The host interface is capable of reading hard-wired pin configuration, pin override settings and the values of all status monitoring pins.

There is an optional 3-state feature available in the Control Status Registers (CSR) that puts the SPI SDO to high-impedance when it's not being used (Register: TOP_1, Bit: 2).

The maximum operating speed of the SPI is 10MHz.

4.15.2 Legacy Mode & Start-up

In legacy mode, basic configuration of the device (including a subset of equalizer and de-emphasis settings) are available at the pin level. In this mode, register settings are automatically set to default so that the GS2985 is live at power-up.

4.15.3 Host Interface Mode & Start-up

In host interface mode, the user gains access to Control and Status Registers (CSRs) that manage advanced features. In this mode, equalizer and de-emphasis settings are set through the CSR.

The SPI control port is functional at start-up without the need for a separate, external reset signal. However, all internal registers must be set to their default state by issuing a required Reset Command via the SPI.

This is done by setting the \overline{RST} bit low in the command word. This will guarantee the CSR will not start up in a random state.

A simple way to issue the required reset of the CSR is to hold the slave device's SDI input LOW for an entire 64 cycle WRITE communication. Details of the WRITE operation are found in section 4.15.6 below.

4.15.4 Clock & Data Timing

The SPI signals are Serial Data Input (SDI), Serial Data Output (SDO), Active Low Chip Select (\overline{CS}) , and Serial Clock Input (SCK). The host interface operates in SPI Mode 0, i.e. the SDI input will latch data in on the rising edge of SCK. The SDO data output will transition on falling edges of SCK. Data is transmitted or received on the SPI port MSB first LSB last.




Figure 4-4: Data Clock Alignment

4.15.5 Single Device Operation

For applications with a single device or applications with multiple devices where daisy chaining is not desired, the chain position bits C[6:0] should always be set to 0. As a by-product of the daisy chaining feature, Read and Write operations experience a 32 SCK cycle latency from SDI to SDO. For more details on daisy-chaining, refer to Section 4.15.8 on page 33.



Figure 4-5: 16-bit Command Format

4.15.6 Write Operation - Single Device

A Write operation consists of a 16 bit command word and a 16 bit data word, followed by 32 cycles with the slave SDI held HIGH. When writing to a single non-daisy chained device, the following format should be used:




Figure 4-6: Single Device Write

- 1. At power-up, the device should be reset by setting the Reset bit low. A simple way to accomplish a reset is to hold the slave SDI line low for an entire 64 cycle communication.
- 2. For a Write operation, the R/W bit should be set to 0.
- 3. The 2nd and 3rd bits are Reserved and should be set to 0.
- 4. The Reset bit should always be set HIGH for a normal Write operation.
- 5. Refer to the Register Map for information on Address and Data bits.
- 6. The slave SDI line shall be held high for 32 cycles before de-asserting Chip Select Bar.

4.15.7 Read Operation - Single Device

For Reading from a device the following format should be used:




Figure 4-7: Single Device Read

- 1. For a Read operation, the R/W bit should be set to 1.
- 2. The 2nd and 3rd bits are Reserved and should be set to 0.
- 3. The Reset bit should always be set HIGH for a normal Read Operation.
- 4. Data Out at the slave SDO will appear after holding the slave SDI line HIGH for 32 cycles.
- 5. The 16 bit data is now available on the slave SDO line.

Detailed timing diagrams for Write and Read can be seen in Figure 4-8 and Figure 4-9.

GS2985
Final Data Sheet Rev.9
GENDOC-036663 August 2015

31 of 46




Figure 4-8: SPI Write Timing




Figure 4-9: SPI Read Timing

www.semtech.com August 2015 Rev.9 GENDOC-036663 Final Data Sheet

GS2985

Table 4-11: GSPI Time Delay

Parameter	Symbol	Conditions	Min	Тур	Max	Units
CS_n LOW before HOST_CLK rising edge	t ₀		1.5	_	_	ns
HOST_CLK period	t ₁	_	100	-	-	ns
HOST_CLK duty cycle	t ₂		40	50	60	%
Input data setup time	t ₃	– 50% levels	1.5	_	-	ns
Output hold time (15pF load)	t ₆	— 50% levels	1.5	_	_	ns
CS_n HIGH after last HOST_CLK rising edge	t ₇	_	75% of HOST_CLK period	-	-	ns
Input data hold time	t ₈	_	1.5	_	_	ns

4.15.8 Daisy Chain Operation

For applications with multiple GS2985 devices, it is possible to daisy-chain up to 127 parts in serial. In this configuration, the first device SDI should be connected to the SPI Master SDO. The serial data output of each device is then connected to the serial data input of the following device, and so on. The last device's SDO connects to the Master's SDI. Connecting devices in serial reduces the number of I/O ports required by the master by removing the need for additional chip select lines.




Figure 4-10: Daisy Chained SPI Bus

The position of each GS2985 device in the serial chain is referred to as its Chain Position, with 0 corresponding to the first device. The Chain Position in the SPI command word is decoded by each slave to know which device the master is talking to.

Each GS2985 slave is designed to output a replica of what it receives at its input after a delay of 32 cycles. The Chain Position part of the command is decremented by one in the duplicated command word at the output. Each device in the chain will only execute the issued command if it verifies that the current chain position is set to 0.




Figure 4-11: Chain Position Decoding

4.15.9 Read & Write Operation - Daisy Chained Devices

In a serial daisy chain configuration, Read and/or Write operations can be performed to multiple devices in the chain via consecutive operations. Figure 4-12 below shows a simple 3 device configuration.




Figure 4-12: Three Devices in Daisy Chain Configuration

4.15.10 Writing to all Devices

When writing to all devices in the chain, a Write Command and corresponding Data is required for each device. When the devices are being configured in the same way, all of them will have the same command and data with the exception of the Chain Position bits. This example assumes a 3-device daisy chain. A command is issued to the last device in the chain first, although it is possible to talk to the devices in any order.




Figure 4-13: Daisy Chain Write

- 1. The first command issued in time is the command for the last device in the chain (chain position = 2). When the first device receives this command it will recognize that the Chain Position is 2 and will not execute the command. It will duplicate the command and data word at its output and decrement the Chain Position by one.
- 2. Consecutive commands are issued for each device in the chain as shown.

4.15.11 Writing to a Single Device in the Chain

The following example shows how to write to a single device in a chain:




Figure 4-14: Daisy Chain Write to a Single Device

- 1. The command is issued to Chain Position N.
- 2. 32xN cycles are required to shift the command through N devices. The device at chain position N executes the command.
- 3. 32 additional cycles are required to complete the communication.

4.15.12 Reading from all Devices

To read from all devices in the chain, a Read command is issued for each device consecutively. After each command, the data is held HIGH for 16 cycles. Once a device recognizes it is being talked to, it will output data from the register requested. Clock needs to be applied to cycle the output data through all devices in the chain.




Figure 4-15: Daisy Chain Read

 Read command is issued to the last device in the chain, followed by Read commands to the lower chain positions.

GS2985 Final Data Sheet Rev.9 GENDOC-036663 August 2015

- 2. Clock is applied to cycle the output data through the chain.
- 3. Command2' refers to the altered or decremented Command2.

4.15.13 Reading from a Single Device in the Chain

The following example shows how to read from a single device in a chain:




Figure 4-16: Daisy Chain Read from a Single Device

- 1. Read command and 16 cycles of data held HIGH are issued to chain position N.
- 2. 32xN cycles are applied with data HIGH to cycle the command through N devices in the chain (NOTE: N is 0 for first device in chain). Device N executes the command.
- 3. With K representing the total number of devices in the chain, 32x(K-N-1) cycles are applied to bring the return data through the rest of the chain.
- 4. 16 additional cycles are applied until the Data from device N is available on the Master SDI.

4.15.14 Host Register Map

Table 4-12: Host Register Map

Register Name	Register Address	Bit Position	Access	Function	Default Value	Valid Range	Comments	
		15:10	RW	Reserved.				
		9	RW	Input Attenuation Enable (ATTEN_EN)	0x0	0 or 1	Enable for input signals above 1Vpp differentia	
		8	RW	Equalizer Offset Correction Enable	0x1	0 or 1	Recommend always on	
		7	RW	Equalizer Gain Setting for DDI3	0x0	0 or 1	See supplementary table below	
		6	RW	Equalizer Gain Setting for DDI2	0x0	0 or 1	See supplementary table below	
		5	RW	Equalizer Gain Setting for DDI1	0x00	0 or 1	See supplementary table below	
		4	RW	Equalizer Gain Setting for DDI0	0x00	0 or 1	See supplementary table below	
EQ_1	0x00	3	RW	Equalizer Enable for DDI3	0x00	0 or 1	See supplementary table below	
		2	RW	Equalizer Enable for DDI2	0x00	0 or 1	See supplementary table below	
		1	RW	Equalizer Enable for DDI1	0x00	0 or 1	See supplementary table below	
		0	RW	Equalizer Enable for DDI0	0x00	0 or 1	See supplementary table below	
				Equalizer Decode Lo	gic			
		EQ_EN	EQ_GAIN	EQ Setting	Recon	nmended	Trace Lengths	
		0	0	LOW		0 to 10 incl	nes of FR4	
		0	1	LOW		0 to 10 incl	nes of FR4	
		1	0	MED	10 to 20 inches of FR4		hes of FR4	
		1	1	HIGH	20 or more inches of FR4			

Table 4-12: Host Register Map (Continued)

Register Name	Register Address	Bit Position	Access	Function	Default Value	Valid Range	Comments
DRIVER_1	0x01	15:10	RW	Unused	0x0	0 or 1	_
		9	RW	Amplitude Control for DDO1	0x1	0 or 1	0 = 800mV swing 1 = 400mV swing
		8	RW	Amplitude Control for DD00	0x1	0 or 1	0 = 800mV swing 1 = 400mV swing
		7:5	RW	De-Emphasis Boost Amplitude Control for DDO1	0x2	0x0 to 0x7	0x0 = Lowest Setting 0x7 = Highest Setting
		4:2	RW	De-Emphasis Boost Amplitude Control for DDO0	0x2	0x0 to 0x7	0x0 = Lowest Setting 0x7 = Highest Setting
		1	RW	De-Emphasis Enable for DDO1	0x0	0 or 1	_
		0	RW	De-Emphasis Enable for DDO0	0x0	0 or 1	_

Table 4-12: Host Register Map (Continued)

Register Name	Register Address	Bit Position	Access	Function	Default Value	Valid Range	Comments	
	TOP_1 0x02	15:9	RW	R				
		8:7	RW	LOS Threshold Adjust	0x0	0x0 to 0x3	0x0 = least sensitive 0x3 = most sensitive	
		6:5	RW	LOS Detection Method Select	0x0	0x0 to 0x2	0x0 = legacy edge detectionmethod 0x1 = new signal strength detectionmethod 0x2 = dual detection method: both must detect a signal present for LOS to be LOW	
TOP_1		0x02	4	RW	LOS Mute Enable	0x0	0 or 1	When enabled the output will automatically mute if Loss of Signal is HIGH
		2	3	RW	Power Down	0x0	0 or 1	Chip powers down when asserted
			RW	Tri-State Enable for SPI Output	0x0	0 or 1	When enabled the SPI SDO will be high Z when CS is not selected	
		1	RW	Crystal Buffer Disable	0x0	0 or 1	0 = Enabled 1 = Disabled	
		0	RW	Data Polarity Invert	0x0	0 or 1	0 = Not Inverted 1 = Inverted	

0X03 to 0X0B Reserved.

Table 4-12: Host Register Map (Continued)

Register Name	Register Address	Bit Position	Access	Function	Default Value	Valid Range	Comments
		15:13	RW	Unused	0x0	0 or 1	-
		12	RW	DATA/CLOCK	0x0	0 or 1	-
	0x0C	11	RW	DDO1_DISABLE	0x0	0 or 1	-
		10	RW	DATA_MUTE	0x0	0 or 1	-
		9:8	RW	КВВ	0x0	0x0, 0x2 or 0x3	Equivalent settings: $0x0 = KBB \text{ to}$ ground $0x2 = KBB \text{ floating}$ $0x3 = KBB \text{ to VCC}$
		7	RW	SS1	0x0	0 or 1	-
PIN_OR_1		6	RW	SS0	0x0	0 or 1	_
		5	RW	AUTO/MAN	0x0	0 or 1	_
		4	RW	AUTOBYPASS	0x0	0 or 1	-
		3	RW	BYPASS	0x0	0 or 1	-
		2	RW	DDI_SEL1	0x0	0 or 1	-
		1	RW	DDI_SEL0	0x0	0 or 1	-
		0	RW	Pin Override Enable	0x0	0 or 1	When enabled input values will be taken from this register instead of package pins
	0X0D	15:4	RO	Reserved.	_	-	-
		3	RO	SD/HD	_	_	_
STATUS_1		2	RO	LOCKED	_	-	-
		1	RO	SS1	_	-	-
		0	RO	SS0	-	-	-
0X0E to	0X0E to 0X11			Reserved.			

4.16 Device Power-up

In host mode (HIF pin tied LOW), control & status registers (CSRs) may start up in a random state. There is a bit in the command word RST which will reset the CSR when set I OW.

In non-host mode ($\overline{\text{HIF}}$ pin tied HIGH), the $\overline{\text{HIF}}$ pin is used to trigger an internal reset signal to place all registers in a deterministic, default state upon power-up.

In either host mode or non-host mode, other internal state machines (e.g. offset correction and PLL) automatically recover from any state at start-up with no reset required. It takes up to 1ms for the device to lock after start-up.

4.17 Standby

The purpose of Standby mode is to allow operating power to be reduced when the device's functionality is not required, and to have a rapid and simple transition to full operation when the device is required.

In order to achieve this, the device can be powered-down by writing a '1' to the 'Power Down' bit located in register address 0x02.

GS2985
Final Data Sheet Rev.9
GENDOC-036663 August 2015

5. Typical Application Circuit




Figure 5-1: GS2985 Typical Application Circuit

6. Package and Ordering Information

6.1 Package Dimensions




Figure 6-1: Package Dimensions

6.2 Recommended PCB Footprint




Figure 6-2: Recommended PCB Footprint

6.3 Packaging Data

Table 6-1: Packaging Data

Parameter	Value
Package Type	9mm x 9mm 64-pin QFN
Moisture Sensitivity Level (per JEDEC J-STD-020C)	3
Junction to Case Thermal Resistance, θ j-c	9.1°C/W
Junction to Air Thermal Resistance, θj-a (at zero airflow)	21.5°C/W
Junction to Board Thermal Resistance, θ j-b	5.6°C/W
Psi, Ψ	0.2°C/W
Pb-free and RoHS Compliant	Yes

6.4 Marking Diagram




Figure 6-3: Marking Diagram

6.5 Solder Reflow Profile




Figure 6-4: Maximum Pb-free Solder Reflow Profile

6.6 Ordering Information

Table 6-2: Ordering Information

Part Number	Package	Temperature Range
GS2985-INE3	Pb-free 64-pin QFN	-40°C to 85°C
GS2985-INTE3	Pb-free 64-pin QFN (250pc. tape and reel)	-40°C to 85°C
GS2985-INTE3Z	Pb-free 64-pin QFN (2.5k tape and reel)	-40°C to 85°C



IMPORTANT NOTICE

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech name and logo are registered trademarks of the Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.

© Semtech 2015

Contact Information

Semtech Corporation 200 Flynn Road, Camarillo, CA 93012 Phone: (805) 498-2111, Fax: (805) 498-3804 www.semtech.com

GS2985 Final Data Sheet Rev.9 GENDOC-036663 August 2015 46 of 46 Semtech Proprietary & Confidential