

GS2964 Functional Block Diagram

Revision History

| Version | ECR | PCN | Date | Changes and/or Modifications |
|---------|--------|-------|-------------------|---|
| 3 | 153913 | 54547 | March 2010 | Changed ESD rating from 6kV to 5kV in Section 2.1 Absolute Maximum Ratings. |
| 2 | 152613 | - | September 2009 | Updates to Output Voltage Swing specifications in Table 2-2: AC Electrical Characteristics. |
| 1 | 152312 | - | July 2009 | Converted to Data Sheet. |
| 0 | 151929 | _ | May 2009 | Conversion to Preliminary Data Sheet. |
| В | 151798 | _ | April 2009 | Updates. |
| А | 151181 | _ | January 2009 | New document. |
| | | | | |




Contents

| Key Features |
|--|
| Applications1 |
| Description |
| Revision History |
| 1. Pin Out |
| 1.1 GS2964 Pin Assignment4 |
| 1.2 GS2964 Pin Descriptions4 |
| 2. Electrical Characteristics |
| 2.1 Absolute Maximum Ratings6 |
| 2.2 DC Electrical Characteristics6 |
| 2.3 AC Electrical Characteristics7 |
| 2.4 Typical Performance Curves8 |
| 3. Input/Output Circuits |
| 4. Detailed Description |
| 4.1 Serial Digital Inputs |
| 4.2 Cable Equalization |
| 4.3 Serial Digital Outputs |
| 4.4 Programmable Squelch Adjust (SQ_ADJ)11 |
| 4.5 Mute and Carrier Detect |
| 4.6 Output Rise/Fall Times |
| 5. Application Information |
| 5.1 PCB Layout |
| 5.2 Typical Application Circuit13 |
| 6. Package & Ordering Information |
| 6.1 Package Dimensions |
| 6.2 Packaging Data |
| 6.3 Recommended PCB Footprint15 |
| 6.4 Marking Diagram |
| 6.5 Solder Reflow Profiles |
| 6.6 Ordering Information |



1. Pin Out



1.1 GS2964 Pin Assignment

Figure 1-1: GS2964 Pin Out

1.2 GS2964 Pin Descriptions

| Pin Number | Name | Timing | Туре | Description |
|------------|----------|--------------------|--------|--|
| 1 | VEE_A | Analog | Power | Most negative power supply for analog circuitry. Connect to GND. |
| 2, 3 | SDI, SDI | Analog | Input | Serial digital differential input. |
| 4, 9 | N/C | - | _ | No Connect. Not bonded internally. |
| 5, 6 | AGC, AGC | Analog | - | External AGC capacitor. Connect pin 5 and pin 6 together as shown in the Typical Application Circuit on page 13. |
| 7 | BYPASS | Not Synchronous | Input | Forces the Equalizing and DC RESTORE stages into bypass mode when HIGH. No equalization occurs in this mode. (Internal pull-down). |
| 8 | SQ_ADJ | Analog | Input | Squelch Adjust. |
| | | | | Adjusts the approximate amount of cable equalized before $\overline{\text{CD}}$ goes low. See Section 4.4 and Section 4.5. (Internal pull-down). |
| 10, 11 | SDO, SDO | Analog | Output | Equalized serial digital differential output. |

Table 1-1: GS2964 Pin Descriptions



| Pin Number | Name | Timing | Туре | Description |
|------------|------------|-------------|--------|---|
| 12 | VEE_D | Analog | Power | Most negative power supply for the digital circuitry and output buffer. |
| | | | | Connect to GND. |
| 13 | VCC_D | Analog | Power | Most positive power supply for the digital I/O pins of the device. |
| | | | | Connect to +3.3V DC. |
| 14 | MUTE | Not | Input | CONTROL SIGNAL INPUT |
| | | Synchronous | | levels are LVCMOS/LVTTL compatible. (3.3V Tolerant) |
| | | | | Controls output behaviour on SDO and SDO. (Internal pull-down) |
| | | | | See Section 4.5. |
| 15 | CD | Not | Output | STATUS SIGNAL OUTPUT |
| | | Synchronous | | Signal levels are LVCMOS/LVTTL compatible. |
| | | | | Indicates the presence of an input signal. |
| | | | | See Section 4.5. |
| 16 | VCC_A | Analog | Power | Most positive power supply for the analog circuitry of the device. |
| | | | | Connect to +3.3V DC. |
| _ | Center Pad | _ | Power | Internally bonded to VEE_A. |

Table 1-1: GS2964 Pin Descriptions (Continued)



2. Electrical Characteristics

2.1 Absolute Maximum Ratings

| Parameter | Value | |
|---------------------------------|---------------------------------|--|
| Supply Voltage | -0.5V to +3.6V DC | |
| Input ESD Voltage (HBM) | 5kV | |
| Storage Temperature Range | -50°C < T _s < 125°C | |
| Input Voltage Range (any input) | -0.3 to (V _{CC} +0.3)V | |
| Operating Temperature Range | -40°C to +85°C | |
| Solder Reflow Temperature | 260°C | |

2.2 DC Electrical Characteristics

Table 2-1: DC Electrical Characteristics

 V_{CC} = 3.3V ±5%, $~~T_{A}$ = -40°C to +85°C, unless otherwise shown

| Parameter | Symbol | Conditions | Min | Тур | Max | Units | Notes |
|--|---------------------|---------------------------|-------|-------------------------------|-------|-------|-------|
| Supply Voltage | V _{cc} | _ | 3.135 | 3.3 | 3.465 | V | ±5% |
| Power Consumption | P _D | T _A = 25°C | - | 215 | _ | mW | - |
| Supply Current | I _s | T _A = 25°C | - | 65 | _ | mA | - |
| Output Common Mode Voltage | V _{CMOUT} | T _A = 25°C | - | V_{CC} - $\Delta V_{SDO}/2$ | _ | V | _ |
| Input Common Mode Voltage | V _{CMIN} | T _A = 25°C | - | 2.2 | - | V | - |
| SQ_ADJ DC Voltage (to mute signal) | _ | 0m, T _A = 25°C | _ | 3.2 | _ | V | - |
| SQ_ADJ Range | _ | T _A = 25°C | - | 1 | _ | V | - |
| CD Output Voltage | V _{CD(OH)} | Carrier not present | 2.4 | - | _ | V | _ |
| | V _{CD(OL)} | Carrier present | - | _ | 0.4 | V | - |
| Mute Input Voltage Required to Force Outputs to Mute | V _{Mute} | Min to Mute | 2.0 | - | - | V | - |
| Mute Input Voltage Required to Force Outputs Active | V _{Mute} | Max to Activate | - | - | 0.8 | V | _ |



2.3 AC Electrical Characteristics

Table 2-2: AC Electrical Characteristics

 V_{CC} = 3.3V ±5%, T_A = -40°C to +85°C, unless otherwise shown

| Parameter | Symbol | Conditions | Min | Тур | Max | Units | Notes |
|--|---|--|-----|------|------|-------------------|-------|
| Serial input data rate | DR _{SDO} | _ | 143 | _ | 2970 | Mb/s | _ |
| Input Voltage Swing | ΔV_{SDI} $T_A = 25^{\circ}C$, differential, 270Mb/s and 1.485Gb/s | | 720 | 800 | 950 | mV _{p-p} | 1 |
| | | T _A =25°C, differential, 2.97Gb/s | 720 | 800 | 880 | mV _{p-p} | 1 |
| Output Voltage Swing | ΔV_{SDO} | 100Ω load, T _A =25°C, differential | 650 | 800 | 950 | mV _{p-p} | _ |
| Output Jitter of Various Cable Lengths and Data | - | 270Mb/s Belden 1694A: 0-180m | - | 0.2 | - | UI | 2 |
| Rates | - | 1.485Gb/s Belden 1694A: 0-140m | - | 0.25 | - | UI | 2 |
| | - | 2.97Gb/s Belden 1694A: 0-100m | - | 0.35 | _ | UI | 2 |
| Output Rise/Fall time | - | 2.97Gb/s & 1.485Gb/s 20% - 80% | 35 | 65 | 90 | ps | - |
| | | 270Mb/s (see Section 4.6) | | | | | |
| Mismatch in rise/fall time | _ | - | _ | 30 | _ | ps | _ |
| Duty cycle distortion | _ | - | _ | _ | 30 | ps | _ |
| Overshoot | _ | - | _ | _ | 10 | % | _ |
| Input Return Loss | _ | - | 15 | _ | _ | dB | 3 |
| Input Resistance | _ | single ended | _ | 1.7 | _ | kΩ | _ |
| Input Capacitance | citance – single ended | | _ | 1 | _ | pF | _ |
| Output Resistance | _ | single ended | _ | 50 | _ | Ω | _ |

NOTES:

1. Om cable length.

2. Based on characterization data using the recommended applications circuit, at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$ and 800mV launch swing from the SDI cable driver.

3. Tested on GS2964 board from 5MHz to 3GHz.



2.4 Typical Performance Curves

VCC=3.3V, room temperature, 800mV launch swing




Figure 2-1: Jitter vs. Cable Length (270Mb/s)




Figure 2-2: Jitter vs. Cable Length (1485Mb/s)




Figure 2-3: Jitter vs. Cable Length (2970Mb/s)









Figure 3-1: Input Equivalent Circuit










Figure 3-3: Output Circuit








Figure 3-5: CD Circuit

GS2964 Adaptive Cable Equalizer Data Sheet 51913 - 3 March 2010

Gennum

4. Detailed Description

The GS2964 is a high-speed BiCMOS IC designed to equalize serial digital signals.

The GS2964 can equalize 3Gb/s, HD and SD serial digital signals, and will typically equalize 100m of Belden 1694A cable at 2.97Gb/s, 140m at 1.485Gb/s and 180m at 270Mb/s.The GS2964 is powered from a single +3.3V power supply and consumes approximately 215mW of power.

4.1 Serial Digital Inputs

The Serial Data Signal may be connected to the input pins (SDI/SDI) in either a differential or single ended configuration. AC coupling of the inputs is recommended, as the SDI and SDI inputs are internally biased at approximately 1.8V.

4.2 Cable Equalization

The input signal passes through a variable gain equalizing stage whose frequency response closely matches the inverse of the cable loss characteristic. In addition, the variation of the frequency response with control voltage imitates the variation of the inverse cable loss characteristic with cable length.

The edge energy of the equalized signal is monitored by a detector circuit which produces an error signal corresponding to the difference between the desired edge energy and the actual edge energy. This error signal is integrated by both an internal and an external AGC filter capacitor providing a steady control voltage for the gain stage. As the frequency response of the gain stage is automatically varied by the application of negative feedback, the edge energy of the equalized signal is kept at a constant level which is representative of the original edge energy at the transmitter. The equalized signal is also DC restored, effectively restoring the logic threshold of the equalized signal to its correct level independent of shifts due to AC coupling.

4.3 Serial Digital Outputs

The digital output signals have a nominal voltage of $800mV_{pp}$ differential, or $400mV_{pp}$ single-ended when terminated with 50Ω as shown in Figure 4-1.






Figure 4-1: Typical Output Voltage Levels

4.4 Programmable Squelch Adjust (SQ_ADJ)

The GS2964 incorporates a programmable Squelch Adjust (SQ_ADJ) threshold.

This feature can be useful in applications where there are multiple input channels using the GS2964 and the maximum gain can be limited to avoid crosstalk.

The SQ_ADJ pin acts to change the threshold of the Carrier Detect ($\overline{\text{CD}}$) pin, through voltage level variances. When the input signal drops below a certain threshold, the $\overline{\text{CD}}$ pin will be driven high, indicating that there is not a valid input signal. In order to enable automatic muting of the output of the GS2964, the $\overline{\text{CD}}$ pin should be connected directly to the MUTE pin. In applications where programmable squelch adjust is not required, the SQ_ADJ pin may be left unconnected.

This feature has been designed for use in applications such as routers, where signal crosstalk and circuit noise cause the Equalizer to output erroneous data when no input signal is present. The use of a Carrier Detect function with a fixed internal reference does not solve this problem, since the signal to noise ratio on the circuit board could be significantly less than the default signal detection level set by the on chip reference.

4.5 Mute and Carrier Detect

The GS2964 includes a MUTE input pin that allows the application interface to mute the Serial Digital Output at any time. Set the MUTE pin HIGH to mute SDO and SDO. In this case, the outputs will mute regardless of the setting of the BYPASS pin.

A Carrier Detect output pin (\overline{CD}) indicates the presence of a valid signal at the input of the GS2964. When \overline{CD} is LOW, the device has detected a valid input on SDI and \overline{SDI} . When \overline{CD} is HIGH, the device has not detected a valid input.

NOTE 1: $\overline{\text{CD}}$ will only detect loss of carrier for data rates greater than 19Mb/s. The $\overline{\text{CD}}$ output pin may be connected directly to the MUTE input pin to enable automatic muting of the GS2964 when no valid input signal has been detected.



NOTE 2: If the maximum cable length is exceeded (set by the SQ_ADJ pin) and the device is not in Bypass mode, the \overline{CD} pin will not be driven low, even if a carrier is present.

Table 4-1: Mute Input Table

| Mute | Function |
|------|---|
| 0 | SDO and $\overline{\text{SDO}}$ operate normally |
| 1 | SDO and $\overline{\text{SDO}}$ are forced to a steady state (either high or low) |

Table 4-2: CD Output Table

| CD | Input Status |
|----|------------------------------|
| 0 | Valid Input on SDI, SDI pins |
| 1 | Input is not valid |

4.6 Output Rise/Fall Times




Figure 4-2: Typical Rise/Fall time for 270Mb/s data rate (VCC=3.3V, room temperature, 800mV launch swing)

The GS2964 was designed to limit bandwidth as cable length is increased. During 3G (2.97Gb/s) and HD (1.485Gb/s) operation, the impact of this is minimal on rise and fall time over the operating range. For SD (270Mb/s), the bandwidth limitation becomes more significant, particularly at longer cable lengths where a reduction in rise and fall time is observed. This means that for SD (270Mb/s) operation, rise and fall times slow as shown in Figure 4-2 above. This is beneficial because at 270Mb/s, one unit interval is equal to 3.7ns, therefore rise and fall times less than 100ps are not required, and slower rise and fall times actually help to reduce EMI.




5. Application Information

5.1 PCB Layout

Special attention must be paid to component layout when designing Serial Digital Interfaces for HDTV. An FR-4 dielectric can be used, however, controlled impedance transmission lines are required for PCB traces longer than approximately 1cm. Note the following PCB artwork features used to optimize performance:

- PCB trace width for 3Gb/s rate signals is closely matched to SMT component width to minimize reflections due to change in trace impedance.
- The PCB ground plane is removed under the GS2964 input components to minimize parasitic capacitance.
- The PCB ground plane is removed under the GS2964 output components to minimize parasitic capacitance.
- High speed traces are curved to minimize impedance changes.



5.2 Typical Application Circuit


NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted. * Value dependent on layout

Figure 5-1: GS2964 Typical Application Circuit



6. Package & Ordering Information

6.1 Package Dimensions




6.2 Packaging Data

| Parameter | Value |
|---|----------------------|
| Package Type | 4mm x 4mm 16-pin QFN |
| Package Drawing Reference | JEDEC M0220 |
| Moisture Sensitivity Level | 3 |
| Junction to Case Thermal Resistance, $\theta_{j\text{-}c}$ | 31.0°C/W |
| Junction to Air Thermal Resistance, $\theta_{j\text{-}a}$ (at zero airflow) | 43.8°C/W |
| Psi, ψ | 11.0°C/W |
| Pb-free and RoHS compliant | Yes |




6.3 Recommended PCB Footprint



The Center Pad should be connected to the most negative power supply plane for analog circuitry in the device (VEE_A) by a minimum of 5 vias.

NOTE: Suggested dimensions only. Final dimensions should conform to customer design rules and process optimizations.


6.4 Marking Diagram





6.5 Solder Reflow Profiles

The GS2964 is available in a Pb-free package. It is recommended that the Pb-free package be soldered with Pb-free paste using the reflow profile shown in Figure 6-1.





6.6 Ordering Information

| | Part Number | Package | Temperature Range |
|--------|---------------|-------------------------------------|-------------------|
| GS2964 | GS2964-INE3 | 16-pin QFN | -40°C to 85°C |
| GS2964 | GS2964-INTE3 | 16-pin QFN Tape & Reel (250pcs) | -40°C to 85°C |
| GS2964 | GS2964-INTE3Z | 16-pin QFN Tape & Reel (2500pcs) | -40°C to 85°C |



DOCUMENT IDENTIFICATION DATA SHEET

The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible.

GENNUM CORPORATE HEADQUARTERS

4281 Harvester Road, Burlington, Ontario L7L 5M4 Canada

OTTAWA

232 Herzberg Road, Suite 101 Kanata, Ontario K2K 2A1 Canada

Phone: +1 (613) 270-0458 Fax: +1 (613) 270-0429

CALGARY

3553 - 31st St. N.W., Suite 210 Calgary, Alberta T2L 2K7 Canada Phone: +1 (403) 284-2672

.....

UNITED KINGDOM North Building, Walden Court Parsonage Lane, Bishop's Stortford Hertfordshire, CM23 5DB United Kingdom Phone: +44 1279 714170

Fax: +44 1279 714171

INDIA

#208(A), Nirmala Plaza, Airport Road, Forest Park Square Bhubaneswar 751009 India

Phone: +91 (674) 653-4815 Fax: +91 (674) 259-5733

SNOWBUSH IP - A DIVISION OF GENNUM

439 University Ave. Suite 1700 Toronto, Ontario M5G 1Y8 Canada

Phone: +1 (416) 925-5643 Fax: +1 (416) 925-0581

F-mail: sales@snowbush.com

Web Site: http://www.snowbush.com

MEXICO

288-A Paseo de Maravillas Jesus Ma., Aguascalientes Mexico 20900 Phone: +1 (416) 848-0328

JAPAN KK

Shinjuku Green Tower Building 27F 6-14-1, Nishi Shinjuku Shinjuku-ku, Tokyo, 160-0023 Japan Phone: +81 (03) 3349-5501 Fax: +81 (03) 3349-5505

Fax. +81 (03) 3349-3303

E-mail: gennum-japan@gennum.com Web Site: http://www.gennum.co.jp

TAIWAN

6F-4, No.51, Sec.2, Keelung Rd. Sinyi District, Taipei City 11502 Taiwan R.O.C. Phone: (886) 2-8732-8879 Fax: (886) 2-8732-8870

E-mail: gennum-taiwan@gennum.com

E-mail: corporate@gennum.com

ELECTROSTATIC SENSITIVE DEVICES

CAUTION

Phone: +1 (905) 632-2996

GERMANY

DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION

Hainbuchenstraße 2 80935 Muenchen (Munich), Germany Phone: +49-89-35831696 Fax: +49-89-35804653 E-mail: gennum-germany@gennum.com

Fax: +1 (905) 632-2055

www.gennum.com

NORTH AMERICA WESTERN REGION

691 South Milpitas Blvd., Suite #200 Milpitas, CA 95035 United States Phone: +1 (408) 934-1301

Fax: +1 (408) 934-1029

E-mail: naw_sales@gennum.com

NORTH AMERICA EASTERN REGION

4281 Harvester Road Burlington, Ontario L7L 5M4 Canada

Phone: +1 (905) 632-2996

Fax: +1 (905) 632-2055 E-mail: nae_sales@gennum.com

Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement.

All other trademarks mentioned are the properties of their respective owners.

GENNUM and the Gennum logo are registered trademarks of Gennum Corporation.

© Copyright 2009 Gennum Corporation. All rights reserved.

www.gennum.com



