

May 2008

FDB8870 Rev. A3

# FDB8870

# N-Channel PowerTrench<sup>®</sup> MOSFET 30V, 160A, 3.9m $\Omega$

# **General Description**


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $r_{\mbox{\scriptsize DS(ON)}}$  and fast switching speed.


#### **Features**

- $r_{DS(ON)} = 3.9 \text{m}\Omega$ ,  $V_{GS} = 10 \text{V}$ ,  $I_D = 35 \text{A}$
- $r_{DS(ON)} = 4.4 \text{m}\Omega$ ,  $V_{GS} = 4.5 \text{V}$ ,  $I_D = 35 \text{A}$
- High performance trench technology for extremely low rDS(ON)
- · Low gate charge
- High power and current handling capability

# **Applications**

DC/DC converters





# MOSFET Maximum Ratings $T_C = 25$ °C unless otherwise noted

Symbol	Parameter	Ratings	Units	
$V_{DSS}$	Drain to Source Voltage	30	V	
V <sub>GS</sub>	Gate to Source Voltage	±20	V	
	Drain Current			
I <sub>D</sub>	Continuous ( $T_C = 25^{\circ}C$ , $V_{GS} = 10V$ ) (Note 1)	160	Α	
	Continuous (T <sub>C</sub> = 25°C, V <sub>GS</sub> = 4.5V) (Note 1)	150	А	
	Continuous ( $T_{amb} = 25^{\circ}C$ , $V_{GS} = 10V$ , with $R_{\theta JA} = 43^{\circ}C/W$ )	23	Α	
	Pulsed	Figure 4	Α	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 2)	300	mJ	
	Power dissipation	160	W	
$P_{D}$	Derate above 25°C	1.07	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 175	°C	

# **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-263	0.94	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263 ( Note 3)	62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263, 1in <sup>2</sup> copper pad area	43	°C/W

# **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity	
FDB8870	FDB8870	TO-263AB	330mm	24mm	800 units	

©2008 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Con	ditions	Min	Тур	Max	Units
Off Chara	cteristics						
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS}$	= 0V	30	-	-	V
		V <sub>DS</sub> = 24V		-	-	1	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		$T_{\rm C} = 150^{\rm o}{\rm C}$	-	-	250	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA
	cteristics						
V <sub>GS(TH)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		1.2	-	2.5	V
00(111)		I <sub>D</sub> = 35A, V <sub>GS</sub> = 10V		-	0.0032	0.0039	
	David to Comment On Bookinton	I <sub>D</sub> = 35A, V <sub>GS</sub> = 4		-	0.0038	0.0044	0
r <sub>DS(ON)</sub>	Drain to Source On Resistance	$I_D = 35A, V_{GS} = 10V,$ $T_J = 175^{\circ}C$		-	0.0051	0.0065	Ω
	Characteristics						
C <sub>ISS</sub>	Input Capacitance	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V, f = 1MHz		-	5200	-	рF
C <sub>OSS</sub>	Output Capacitance			-	970	-	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			-	570	-	pF
$R_{G}$	Gate Resistance	$V_{GS} = 0.5V, f = 1$	MHz	-	2.1	-	Ω
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V$		-	106	132	nC
$Q_{g(5)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$	151	-	56	69	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 1V$ $V_{DD} = 15V$ $I_{D} = 35A$ $I_{g} = 1.0 \text{mA}$		-	5.0	6.5	nC
$Q_{gs}$	Gate to Source Gate Charge			-	15	-	nC
Q <sub>gs2</sub>	Gate Charge Threshold to Plateau			-	10	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge			-	23	-	nC
Switching	Characteristics (V <sub>GS</sub> = 10V)						
t <sub>ON</sub>	Turn-On Time			-	-	162	ns
t <sub>d(ON)</sub>	Turn-On Delay Time			-	10	-	ns
t <sub>r</sub>	Rise Time	$V_{DD} = 15V, I_D = 35A$ $V_{GS} = 10V, R_{GS} = 3.3\Omega$		-	98	-	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time			-	75	-	ns
t <sub>f</sub>	Fall Time			-	47	-	ns
t <sub>OFF</sub>	Turn-Off Time			-	-	183	ns
Drain-Soເ	urce Diode Characteristics						
V	Source to Drain Diode Voltege	I <sub>SD</sub> = 35A		-	-	1.25	V
V <sub>SD</sub>	Source to Drain Diode Voltage	I <sub>SD</sub> = 15A		-	-	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 35A$ , $dI_{SD}/c$	dt = 100A/μs	-	-	37	ns
Q <sub>RR</sub>	Reverse Recovered Charge	I <sub>SD</sub> = 35A, dI <sub>SD</sub> /dt = 100A/μs		-	-	21	nC

- Notes:
  1: Package current limitation is 80A.
  2: Starting T<sub>J</sub> = 25°C, L = 0.15mH, I<sub>AS</sub> = 64A, V<sub>DD</sub> = 27V, V<sub>GS</sub> = 10V.
  3: Pulse width = 100s.




Figure 1. Normalized Power Dissipation vs Case Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability



©2008 Fairchild Semiconductor Corporation FDB8870 Rev. A3

Resistance vs Junction Temperature

**Voltage and Drain Current** 

# Typical Characteristics $T_C = 25$ °C unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs
Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Current

# **Test Circuits and Waveforms**




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

# Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the  $R_{\theta JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared






Figure 21. Thermal Resistance vs Mounting Pad Area



#### SABER Electrical Model rev December 2003 template FDB8870 n2,n1,n3 =m temp electrical n2,n1,n3 number m\_temp=25 var i iscl $dp..model\ dbodymod = \ (isl=7.5e-12,ikf=17,nl=1.01,rs=2.1e-3,trs1=2e-3,trs2=2e-7,cjo=1.9e-9,m=0.57,tt=9e-11,xti=2.6)$ dp..model dbreakmod = (rs=8e-2,trs1=1e-3,trs2=-8.9e-6) dp..model dplcapmod = (cjo=1.75e-9,isl=10e-30,nl=10,m=0.4) m..model mmedmod = $(type=_n, vto=2.1, kp=30, is=1e-30, tox=1)$ m..model mstrongmod = (type=\_n,vto=2.51,kp=650,is=1e-30, tox=1) m..model mweakmod = (type=\_n,vto=1.67,kp=0.1,is=1e-30, tox=1,rs=0.1) LDRAIN sw\_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-2) **DPLCAP** DRAIN sw\_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2,voff=-4) 10 sw\_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1,voff=-0.5) RLDRAIN sw\_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-1) RSLC1 c.ca n12 n8 = 4.5e-951 RSLC2 € c.cb n15 n14 = 4.5e-9ISCI c.cin n6 n8 = 4.7e-9DBRFAK T 50 dp.dbody n7 n5 = model=dbodymod RDRAIN <u>6</u> 8 dp.dbreak n5 n11 = model=dbreakmod **FSG** DBODY dp.dplcap n10 n5 = model=dplcapmod **EVTHRES** (<u>19</u>) 8 MWEAK LGATE **EVTEMP** spe.ebreak n11 n7 n17 n18 = 33.45 <sub>GATE</sub> RGATE 18 22 EBREAK spe.eds n14 n8 n5 n8 = 1 MMED MSTRO spe.egs n13 n8 n6 n8 = 1 RLGATE spe.esg n6 n10 n6 n8 = 1 LSOURCE spe.evthres n6 n21 n19 n8 = 1 CIN SOURCE spe.evtemp n20 n6 n18 n22 = 1 RSOURCE RLSOURCE i.it n8 n17 = 1 RBREAK I.lgate n1 n9 = 3.6e-917 I.Idrain n2 n5 = 1.0e-9RVTEMP o S2B I.Isource n3 n7 = 3.3e-919 CA IT (♠ 14 res.rlgate n1 n9 = 36 VBAT res.rldrain n2 n5 = 10 **EGS** EDS res.rlsource n3 n7 = 33 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u, temp=m\_temp **RVTHRES** m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u, temp=m\_temp m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u, temp=m\_temp res.rbreak n17 n18 = 1, tc1=8.3e-4,tc2=-9e-7 res.rdrain n50 n16 = 1.95e-3, tc1=2.4e-3,tc2=5.5e-6 res.rgate n9 n20 = 2.1res.rslc1 n5 n51 = 1e-6, tc1=1e-4,tc2=1e-6 res.rslc2 n5 n50 = 1e3res.rsource n8 n7 = 9e-4, tc1=8e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-2.3e-3,tc2=-9e-6 res.rvtemp n18 n19 = 1. tc1=-3e-3.tc2=2e-7sw\_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw\_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw\_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw\_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { $|sc| \cdot v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/500))** 10))$



©2008 Fairchild Semiconductor Corporation





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

FPS™ **ACEx®** PDP-SPM™ The Power Franchise® F-PFS™ Power-SPM™ Build it Now™ puwer CorePLUS™ FRFET® PowerTrench® franchise CorePOWER™ Global Power Resource<sup>SM</sup> Programmable Active Droop™ TinvBoost™ QFET®  $CROSSVOLT^{TM}$ Green FPS™ TinyBuck™  $\mathsf{TinyLogic}^{^{\textcircled{\tiny{\$}}}}$ QS™  $CTL^{TM}$ Green FPS™ e-Series™ GTO™ TINYOPTO™ Current Transfer Logic™ Quiet Series™ EcoSPARK<sup>®</sup> IntelliMAX™ RapidConfigure™ TinyPower™ ISOPLANAR™ EfficentMax™ Saving our world 1mW at a time™ TinyPWM™ EZSWITCH™ \* MegaBuck™ SmartMax™ TinyWire™ µSerDes™ MICROCOUPLER™ SMART START™ MicroFET™ SPM<sup>®</sup> MicroPak™ STEALTH™ airchild<sup>®</sup> **UHC**® MillerDrive™ SuperFET™ Fairchild Semiconductor® Ultra FRFET™ MotionMax™ SuperSOT™-3 UniFET™ FACT Quiet Series™ Motion-SPM™ SuperSOT™-6 FACT<sup>®</sup> SuperSOT™-8 OPTOLOGIC® VCX™  $\mathsf{FAST}^{\mathbb{R}}$ OPTOPLANAR® SuperMOS™ VisualMax™ FastvCore™ SYSTEM ® FlashWriter® \*

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which,

   (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I34

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com