

FAN6756— mWSaver™ PWM Controller

Features

- Single-Ended Topologies, such as Flyback and Forward Converters
- mWSaver™ Technology
 - Achieves Low No-Load Power Consumption:
 < 30 mW at 230 V_{AC} (EMI Filter Loss Included)
 - Eliminates X Capacitor Discharge Resistor Loss with AX-CAP[®] Technology
 - Linearly Decreases Switching Frequency to 23 kHz
 - Burst Mode Operation at Light-Load Condition
 - Impedance Modulation in "Deep" Burst Mode
 - Low Operating Current (450 µA) in Deep Burst Mode
 - 500 V High-Voltage JFET Startup Circuit to Eliminate Startup Resistor Loss
- Highly Integrated with Rich Features
 - Proprietary Frequency Hopping to Reduce EMI
 - High-Voltage Sampling to Detect Input Voltage
 - Peak-Current-Mode Control with Slope Compensation
 - Cycle-by-Cycle Current Limiting with Line Compensation
 - Leading Edge Blanking (LEB)
 - Built-In 7 ms Soft-Start
- Advanced Protections
 - Brown-in / Brownout Recovery
 - Internal Overload / Open-Loop Protection (OLP)
 - V_{DD} Under-Voltage Lockout (UVLO)
 - V_{DD} Over-Voltage Protection (V_{DD} OVP)
 - Over-Temperature Protection (OTP)
 - Current-Sense Short-Circuit Protection (SSCP)

Description

The FAN6756 is a next-generation Green Mode PWM controller with innovative mWSaver™ technology, which dramatically reduces standby and no-load power consumption, enabling compliance with worldwide Standby Mode efficiency guidelines.

An innovative AX-CAP[®] method minimizes losses in the EMI filter stage by eliminating the X-cap discharge resistors while meeting IEC61010-1 safety requirements. "Deep" Burst Mode clamps feedback voltage and modulates feedback impedance with an impedance modulator during Burst Mode operation, which forces the system to operate in a Deep Burst Mode with minimum switching losses.

Protections ensure safe operation of the power system in various abnormal conditions. A proprietary frequencyhopping function decreases EMI emission and built-in synchronized slope compensation allows more stable Peak-Current-Mode control over a wide range of input voltage and load conditions. The proprietary internal line compensation ensures constant output power limit over the entire universal line voltage range.

Requiring a minimum number of external components, FAN6756 provides a basic platform that is well suited for cost-effective flyback converter designs that require extremely low standby power consumption.

Applications

Flyback power supplies that demand extremely low standby power consumption, such as:

- Adapters for Notebooks, Printers, Game Consoles, etc.
- Open-Frame SMPS for LCD TV, LCD Monitors, Printer Power, etc.

Related Resources

Evaluation Board: FEBFAN6756MR_T03U065A

6				(1)		Γ	
Dart Number		Prote	ections	S ⁽¹⁾	Operating	Baakaga	Packing
Fart Number	OLP	OVP	ΟΤΡ	SSCP	Temperature Range	Fackage	Method
FAN6756MRMY	A/R	L	L	A/R	40 to 1 105°C	8-Pin, Small Outline	Tana & Daal
FAN6756MLMY	L	L	L	A/R	-40 10 + 105 C	Package (SOP)	Tape & Reel

Ordering Information

Note:

1. A/R = Auto Recovery Mode protection, L = Latch Mode protection.

© 2011 Fairchild Semiconductor Corporation FAN6756 • Rev. 3, Feb-2020



© 2011 Fairchild Semiconductor Corporation FAN6756 • Rev. 3, Feb-2020





Pin Configuration





Pin Definitions

Pin #	Name	Description
1	GND	Ground. Placing a 0.1 μ F decoupling capacitor between VDD and GND is recommended.
2 FB Feedback. The output voltage feedback information from the external compensatio into this pin. The PWM duty cycle is determined by comparing the FB signal with th sense signal from the SENSE pin.		
3	NC	No Connection
4	ΗV	High-Voltage Startup. The HV pin is typically connected to the AC line input through two external diodes and one resistor (R_{HV}). This pin is used, not only to charge the V_{DD} capacitor during startup, but also to sense the line voltage. The line voltage information is used for brownout protection and power-limit line compensation. This pin also is used to intelligently discharge the EMI filter capacitor when removal of the AC line voltage is detected.
5	RT	Over-Temperature Protection. An external NTC thermistor is connected from this pin to GND. Once the voltage of the RT pin drops below the threshold voltage, the controller latches off the PWM. The RT pin also provides external latch protection. If the RT pin is not connected to the NTC resistor for over-temperature protection, it is recommended to place a 100 k Ω resistor to ground to prevent noise interference.
6	SENSE	Current Sense. The sensed voltage is used for Peak-Current-Mode control, short-circuit protection, and cycle-by-cycle current limiting.
7	VDD	Power Supply of IC. Typically a hold-up capacitor connects from this pin to ground. A rectifier diode, in series with the transformer auxiliary winding, connects to this pin to supply bias during normal operation.
8	GATE	Gate Drive Output. The totem-pole output driver for the power MOSFET; internally limited to $V_{\mbox{GATE-CLAMP}}.$

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Param	Min.	Max.	Unit	
V _{VDD}	DC Supply Voltage ^(2,3)			30	V
V _{FB}	FB Pin Input Voltage		-0.3	7.0	V
V _{SENSE}	SENSE Pin Input Voltage		-0.3	7.0	V
V _{RT}	RT Pin Input Voltage		-0.3	7.0	V
V_{HV}	HV Pin Input Voltage			500	V
PD	Power Dissipation (T _A $<$ 50°C)		400	mW	
Θ_{JA}	Thermal Resistance (Junction-to		150	°C/W	
TJ	Operating Junction Temperature		-40	+125	°C
T _{STG}	Storage Temperature Range		-55	+150	°C
TL	Lead Temperature (Wave Solde	ring or IR, 10 Seconds)		+260	°C
Human Body Model, JEDEC:JESD22-A114		All Pins Except HV Pin ⁽⁴⁾		6000	V
ESD	Charged Device Model, JEDEC:JESD22-C101		2000	V	

Notes:

2. All voltage values, except differential voltages, are given with respect to the network ground terminal.

- 3. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
- 4. ESD level on HV pin is CDM=1250 V and HBM=500 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. We does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
R _{HV}	Resistance on HV Pin	150	200	250	kΩ

Electrical Characteristics

 $V_{\text{DD}}\text{=}15$ V and $T_{\text{J}}\text{=}T_{\text{A}}\text{=}25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
V _{DD} Secti	on						
V _{DD-ON}	Threshold Voltage to Startup	V _{DD} Risin	g	16	17	18	V
V _{UVLO}	Threshold Voltage to Stop Switching in Normal Mode	V _{DD} Fallin	g	5.5	6.5	7.5	V
Vrestart	Threshold Voltage to Enable HV Startup to Charge V_{DD} in Normal Mode	V_{DD} Falling			4.7		V
V _{DD-OFF}	Threshold Voltage to Stop Operating in Protection Mode	V _{DD} Fallin	g	10	11	12	V
V _{DD-OLP}	Threshold Voltage to Enable HV Startup to Charge V _{DD} in Protection Mode	V_{DD} Fallin	g	6	7	8	V
$V_{\text{DD-LH}}$	Threshold Voltage to Release Latch Mode	V _{DD} Falling		3.5	4.0	4.5	V
V_{DD-AC}	Threshold Voltage of VDD pin for Enabling Brown-in			V _{UVLO} +2.5	V _{UVLO} +3	V _{UVLO} +3.5	V
I _{DD-ST}	Startup Current	V _{DD} =V _{DD-0}	_{DN} – 0.16 V			30	μA
I _{DD-OP1}	Supply Current in PWM Operation	V _{DD} =15 V, V _{FB} = 3 V, Gate Open				1.8	mA
I _{DD-OP2}	Supply Current when PWM Stops	V _{DD} =15 V Deep Bur Gate Off	, V _{FB} <1.4 V, st Mode,		450		μA
	Internal Sink Current,	V _{DD} =	FAN6756MRMY	90	140	190	μA
IDD-OLP	V _{DD-OLP} <v<sub>DD<v<sub>DD-OFF, Protection Mode</v<sub></v<sub>	V _{DD-OLP} + 0.1 V	FAN6756MLMY	160	210	260	μA
I _{LH}	Internal Sink Current, V _{DD} <v<sub>DD-OLP, Latch-Protection Mode</v<sub>	V _{DD} = 5 V		30			μA
V _{DD-OVP}	Threshold Voltage for V _{DD} Over-Voltage Protection			23.5	24.5	25.5	V
t _{D-VDDOVP}	V _{DD} Over-Voltage Protection Debounce Time			110	205	300	μs
V _{DD-ZFBR}	V _{DD} Threshold Voltage for FB-Pin Impedance Modulation in Deep Burst Mode				7		V

Continued on the following page...

Electrical Characteristics (Continued)

 $V_{\text{DD}}\text{=}15$ V and $T_{\text{J}}\text{=}T_{\text{A}}\text{=}25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
HV Section	on					
I _{HV}	Maximum Supply Current, HV Pin	V _{AC} =90 V(V _{DC} =120 V), V _{DD} =0 V	1.50	3.25	5.00	mA
V _{AC-OFF}	Threshold Voltage for Brownout	DC Source Series R=200 kΩ to HV Pin	90	100	110	V
V _{AC-ON}	Threshold Voltage for Brown-in	DC Source Series R=200 kΩ to HV Pin	100	110	120	V
∆V _{AC}	V _{AC-ON} – V _{AC-OFF}	DC Source Series R=200 kΩ to HV Pin	8	12	16	V
t _{D-AC-OFF}	Debounce Time for Brownout		40	65	90	ms
ts-work	Work Period of HV-Sampling Circuit in Deep Burst Mode	Deep Burst Mode, V _{FB} <v<sub>FB-ZDC-DBM</v<sub>	95	140	185	ms
t _{s-REST}	Rest Period of HV-Sampling Circuit in Deep Burst Mode	Deep Burst Mode, V _{FB} <v<sub>FB-ZDC-DBM</v<sub>	180	260	320	ms
V _{HV-DIS}	X-Cap. Discharge Threshold	R_{HV} =200 k Ω to HV Pin	V _{DC} ⁽⁵⁾ ×0.45	V _{DC} ⁽⁵⁾ ×0.51	V _{DC} ⁽⁵⁾ ×0.56	V
t _{D-HV-DIS}	Debounce Time for Triggering X-Cap. Discharge		75	115	155	ms
t _{HV-DIS}	Discharge Time when X-Cap. Discharge is Triggered		360	510	660	ms
Oscillato	r Section					
f	Switching Frequency when	Center Frequency	62	65	68	
IOSC	V _{FB} >V _{FB-N}	Hopping Range	±3.55	±4.25	±4.95	KIIZ
t _{HOP}	Hopping Period ⁽⁶⁾	V _{FB} >V _{FB-G}	5.12	6.40	7.68	ms
f _{OSC-G}	Switching Frequency when V_{FB}	V _{FB} <v<sub>FB-G</v<sub>	20	23	26	kHz
f _{DV}	Frequency Variation vs. V _{DD} Deviation	V _{DD} =11 to 22 V			5	%
f _{DT}	Frequency Variation vs. Temperature Deviation	T _A =-40 to 105°C			5	%

Continued on the following page...

Electrical Characteristics (Continued)

 V_{DD} =15 V and T_J = T_A =25°C unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Feedback	Input Section					
Av	Feedback Voltage to Current- Sense Attenuation		1/4.5	1/4.0	1/3.5	V/V
Z _{FB}	Regular FB Internal Pull-High Impedance			8.5		kΩ
V_{FB} -Open	FB Internal Biased Voltage	FB Pin Open	5.2	5.4	5.6	V
V _{FB-OLP}	Threshold Voltage for OLP		4.3	4.6	4.9	V
t _{D-OLP}	Delay for OLP		45.0	57.5	70.0	ms
$V_{\text{FB-N}}$	Threshold Voltage for Maximum Switching Frequency		2.6	2.8	3.0	V
V_{FB-G}	Threshold Voltage for Minimum Switching Frequency		2.1	2.3	2.5	V
V _{FB-ZDCR}	FB Threshold Voltage for Zero- Duty Recovery		1.9	2.1	2.3	V
V _{FB-ZDC}	FB Threshold Voltage for Zero- Duty		1.8	2.0	2.2	V
V _{FB-ZDCR-} DBM	FB Threshold Voltage for Zero- Duty Recovery in Deep Burst Mode	V _{DD} =V _{UVLO} +0.3 V	2.5	2.7	2.9	V
V _{FB-ZDC-} DBM	FB Threshold Voltage for Zero- Duty in Deep-Burst Mode		2.35	2.55	2.75	V
t _{DBM}	Condition of Triggering Deep Burst Mode	V _{FB} <v<sub>FB-ZDC Repeats 3 Times Continuously</v<sub>		7.5		ms
t _{D-DBM}	Delay time of Entering Deep Burst Mode		600			ms
V _{FB-} RECOVER	Threshold Voltage for Leaving Deep Burst Mode Immediately	Deep Burst Mode, V _{DD} >V _{DD-ZFBR} and Gate Off		0.9		V
Current-S	Sense Section					
t _{PD}	Propagation Delay to Output			100	250	ns
t _{LEB}	Leading Edge Blanking Time		200	265	330	ns
V _{LIMIT-L}	Current Limit at Low Line (V _{AC-RMS} =86 V)	V _{DC} =122 V, Series R=200 kΩ to HV	0.43	0.46	0.49	V
V _{LIMIT-H}	Current Limit at High Line (V _{AC-RMS} =259 V)	V _{DC} =366 V, Series R=200 kΩ to HV	0.36	0.39	0.42	V
V _{SSCP-L}	Threshold Voltage for SSCP at Low Line (V _{AC-RMS} =86 V)	V_{DC} =122 V, Series R=200 k Ω to HV	30	50	70	mV
V _{SSCP-H}	Threshold Voltage for SSCP at High Line (V _{AC-RMS} =259 V)	V _{DC} =366 V, Series R=200 kΩ to HV	80	100	120	mV
t _{on-sscp}	Minimum On-time of Gate to Trigger SSCP	V _{SENSE} <v<sub>SSCP-(L/H)</v<sub>	4.00	4.55	5.10	μs
t _{D-SSCP}	Debounce Time for SSCP	V _{SENSE} <v<sub>SSCP-(L/H)</v<sub>	110	170	230	μs
t _{ss}	Soft-Start Time	Startup	5	7	9	ms

Continued on the following page...

Electrical Characteristics (Continued)

 V_{DD} =15V and T_J = T_A =25°C unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
GATE Sec	tion					
DCY _{MAX}	Maximum Duty Cycle		75.0	82.5	90.0	%
$V_{\text{GATE-L}}$	Gate Low Voltage	V _{DD} =15 V, I _O =5 mA			1.5	V
$V_{\text{GATE-H}}$	Gate High Voltage	V _{DD} =1 V, I _O =5 mA	8			V
tr	Gate Rising Time	V _{DD} =1 V, C _L = nF		110		ns
t _f	Gate Falling Time	V _{DD} =15 V, C _L =1 nF		40		ns
V _{GATE-} CLAMP	Gate Output Clamping Voltage	V _{DD} =22 V	11.0	14.5	18.0	V
n _{skip}	Continuously Gate Switching Number for Leaving Deep-Burst Mode ⁽⁶⁾			112		pulses
RT Sectio	n					
I _{RT}	Output Current of RT Pin			100		μA
V _{RTTH1}	Threshold Voltage for Over-Temperature Protection	V _{RTTH2} < V _{RT} <v<sub>RTTH1, Latch Off After 14.5 ms</v<sub>	1.000	1.035	1.070	V
V _{RTTH2}	Threshold Voltage for Latch Triggering	V _{RT} < V _{RTTH2} , Latch Off After 185 µs	0.65	0.70	0.75	v
R _{OTP}	Maximum External Resistance of RT Pin to Trigger Latch Protection		9.66	10.50	11.34	kΩ
t _{D-OTP1}	Debounce Time for Over-Temperature Protection Triggering	V _{RTTH2} < V _{RT} < V _{RTTH1}	11.0	14.5	18.0	ms
t _{D-OTP2}	Debounce Time for Latch Triggering	V _{RT} < V _{RTTH2}	110	185	260	μs
Over-Tem	perature Protection Section (OTP)					
T _{OTP}	Protection Junction Temperature ^(6,7)			+135		°C
T _{RESTART}	Restart Junction Temperature ⁽⁶⁾			T _{OTP} -25		°C

Notes:

5. V_{DC} is $V_{AC} \times \sqrt{2}$.

6. Guaranteed by design.

7. When activated, the output is stopped until junction temperature drops below T_{RESTART}.







Figure 7. Start Threshold Voltage (V_{DD-ON}) vs. Temperature



Figure 9. OFF-State Internal Sink Current Under Protection Mode (IDD-OLP) vs. Temperature



Protection Mode (V_{DD-OLP})vs. Temperature



Figure 6. Operation Supply Current (IDD-OP1) vs. Temperature



Figure 8. Minimum Operating Voltage (VUVLO) vs. Temperature



Figure 10. Minimum Operating Voltage Under Protection Mode (V_{DD-OFF}) vs. Temperature



Figure 11. Threshold Voltage to Enable HV startup in Figure 12. Threshold Voltage to Release Latch Mode (V_{DD-LH}) vs. Temperature

© 2011 Fairchild Semiconductor Corporation FAN6756 • Rev. 3, Feb-2020

110 125

110 125

110 125

110 125



Downloaded from Arrow.com.

FAN6756 • Rev. 3, Feb-2020





Figure 21. Brown-in (V_{AC-ON}) vs. Temperature



Figure 23. Inherent Current Limit of HV-Pin (I_{HV}) vs. Temperature



Figure 25. Over-Temperature Protection Threshold Voltage (V_{RTTH1}) vs. Temperature



Figure 22. Brownout (V_{AC-OFF}) vs. Temperature



Figure 24. Output Current from RT Pin (I_{RT}) vs. Temperature



Figure 26. Over-Temperature Protection Threshold Voltage (V_{RTTH2}) vs. Temperature

Functional Description

Current Mode Control

FAN6756 employs Peak-Current Mode control, as shown in Figure 27. An opto-coupler (such as the H11A817A) and a shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{sense} resistor makes it possible to control the switching duty cycle. The built-in slope compensation stabilizes the current loop and prevents sub-harmonic oscillation.



Figure 27. Current-Mode Control Circuit Diagram

Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs on the sense resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time, t_{LEB} , is introduced. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver.

mWSaver™ Technology

Green-Mode

FAN6756 modulates the PWM frequency as a function of the FB voltage to improve the medium- and light-load efficiency, as shown in Figure 28. Since the output power is proportional to the FB voltage in Current-Mode control, the switching frequency decreases as load decreases. In heavy-load conditions, the switching frequency is fixed at 65 kHz. Once V_{FB} decreases below V_{FB-N} (2.8 V), the PWM frequency starts linearly decreasing from 65 kHz to 23 kHz to reduce switching losses. As V_{FB} drops to V_{FB-G} (2.3 V), where switching frequency is decreased to 23 kHz, the switching frequency is fixed to avoid acoustic noise.

When V_{FB} falls below V_{FB-ZDC} (2.0 V) as load decreases further, the FAN6756 enters Burst Mode, where PWM switching is disabled. Then the output voltage starts to drop, causing the feedback voltage to rise. Once V_{FB} rises above $V_{FB-ZDCR}$ (2.1 V), switching resumes. Burst Mode alternately enables and disables switching, thereby reducing switching loss for lower power consumption, as shown in Figure 29.



Figure 29. Burst Switching in Green Mode

Deep Burst Mode & Feedback Impedance Switching Deep Burst Mode is defined as a special operational mode to minimize power consumption at extremely lightload or no-load condition where, not only the switching loss, but also power consumption of the FAN6756 itself, are reduced further than in Green Mode. Deep Burst Mode is initiated when the non-switching state of burst switching in Green Mode persists longer than t_{DBM} (7.5 ms) for three consecutive burst switchings (as shown in Figure 30). To prevent entering Deep Burst Mode during dynamic load change, there is t_{D-DBM} (>600 ms) delay. If there are more than 112 consecutive switching pulses during the t_{D-DBM} delay, the FAN6756 does not go into Deep Burst Mode.

Once the FAN6756 enters Deep Burst Mode, the feedback impedance, Z_{FB} , is modulated by the impedance modulator, as shown in Figure 31. When V_{FB} is under a threshold level, the impedance modulator clamps V_{FB} and disables switching. When V_{DD} drops to $V_{DD-ZFBR}$ (7 V, which is 0.5 V higher than V_{UVLO}), the impedance modulator controls Z_{FB} , allowing V_{FB} to rise and resume switching operation. As shown in Figure 32, by clamping V_{FB} to disable switching while modulating Z_{FB} to enable switching, the system is forced into a "Deep" Burst Mode to reduce switching loss.

Deep Burst Mode maintains V_{DD} as low as possible so power consumption can be minimized. When the FAN6756 enters Deep Burst Mode, several blocks are disabled and the operation current is reduced from I_{DD-OP1} (1.8 mA) to I_{DD-OP2} (450 µA). The feedback voltage thresholds where FAN6756 enters and exits Burst Mode change from V_{FB-ZDC} (2.0 V) and V_{FB-ZDCR} (2.1 V) to V_{FB-ZDC-DBM} (2.55 V) and V_{FB-ZDCR-DBM} (2.7 V) in Deep Burst Mode. This reduces the switching loss more by increasing the energy delivered to the load per switching operation, which eventually reduces the total switching for a given load condition.

The FAN6756 exits Deep Burst Mode after more than 112 consecutive switching pulses in Deep Burst Mode. Once the FAN6756 exits Deep Burst Mode, the feedback impedance is modulated to $8.5 \text{ k}\Omega$ to keep the original loop response. The FAN6756 also exits Deep Burst Mode when the opto-coupler transistor current is virtually zero and V_{FB} rises above V_{FB-RECOVER} (0.9 V) while switching is suspended.



High-Voltage Startup and Line Sensing

The HV pin is typically connected to the AC line input through two external diodes and one resistor (R_{HV}), as shown in Figure 33. When the AC line voltage is applied, the V_{DD} hold-up capacitor is charged by the line voltage through the diodes and resistor. After V_{DD} voltage reaches the turn-on threshold voltage (V_{DD-ON}), the startup circuit charging the V_{DD} capacitor is switched off and V_{DD} is supplied by the auxiliary winding of the transformer. Once the FAN6756 starts, it continues operating until V_{DD} drops below 6.5 V (V_{UVLO}). IC startup time with a given AC line input voltage is given as:







The HV pin detects the AC line voltage using a switched voltage divider that consists of external resistor (R_{HV}) and internal resistor (R_{LS}), as shown in Figure 33. The internal line-sensing circuit detects line voltage using a sampling circuit and peak-detection circuit. Since the voltage divider causes power consumption when it is switched on, the switching is driven by a signal with a very narrow pulse width to minimize power loss. The sampling frequency is adaptively changed according to the load condition to minimize power consumption in light-load condition.

Based on the detected line voltage, brown-in and brownout thresholds are determined as:

$$V_{BROWN-IN} (RMS) = \frac{R_{HV}}{200k} \cdot \frac{V_{AC-ON}}{\sqrt{2}}$$
(2)

$$V_{BROWNOUT} (RMS) = \frac{R_{HV}}{200k} \cdot \frac{V_{AC-OFF}}{\sqrt{2}}$$
(3)

Since the internal resistor (R_{LS} =1.6 k Ω) of the voltage divider is much smaller than R_{HV} , the thresholds are given as a function of R_{HV} .

Note:

 V_{DD} must be larger than V_{DD-AC} to start, even though the sensed line voltage satisfies Equation (2), as shown in Figure 34.

© 2011 Fairchild Semiconductor Corporation FAN6756 • Rev. 3, Feb-2020



Figure 34. Timing Diagram for Brown-in Function

AX-CAP[®] Discharge

The EMI filter in the front end of the switched-mode power supply (SMPS) typically includes a capacitor across the AC line connector (C_x). Most of the safety regulations, such as UL 1950 and IEC61010-1, require that the capacitor be discharged to a safe level within a given time when the AC plug is abruptly removed from its receptacle. Typically, discharge resistors across the capacitor are used to make sure that capacitor is discharged naturally, which introduces power loss as long as it is connected to the receptacle.

Fairchild's innovative AX-CAP[®] technology intelligently discharges the filter capacitor only when the power supply is unplugged from the power outlet. Since the discharging circuit is disabled in normal operation, the power loss in the EMI filter can be virtually removed.

The discharge of the capacitor is achieved through the HV pin. Once AC outlet detaching is detected, the HV pin behaves as a resistor to ground, so the charges on the capacitor can be discharged through the R_{HV} in series with the internal resistor of the HV pin. Since the HV-pin internal resistor is much smaller than R_{HV} , the time constant of discharging process is almost R_{HV} *C_X.

© 2011 Fairchild Semiconductor Corporation FAN6756 • Rev. 3, Feb-2020

High / Low Line Compensation for Constant Power Limit

FAN6756 has pulse-by-pulse current limit as shown in Figure 35, which limits the maximum input power with a given input voltage. If the output consumes beyond this maximum power, the output voltage drops, triggering the overload protection.

As shown in Figure 35, based on the line voltage, V_{LINE}^{PK} ; the high/low line compensation block adjusts the current limit level, V_{LIMIT} , defined as:

$$V_{LIMIT} = \frac{V_{LIMIT-H} - V_{LIMIT-L}}{2} \cdot \frac{R_{LS}}{R_{HV}} \cdot V_{LINE}^{PK} + \frac{3 \cdot V_{LIMIT-L} - V_{LIMIT-H}}{2}$$
(4)

To maintain the constant output power limit regardless of line voltage, the cycle-by-cycle current limit level, V_{LIMIT} , decreases as line voltage increases. The current limit level is proportional to the R_{HV} resistor value and power limit can be tuned using the R_{HV} resistor. Figure 36 shows how the pulse-by-pulse current limit changes with the line voltage for different R_{HV} resistors.



Figure 35. Pulse-by-Pulse Current Limit Circuit



Figure 36. Current Limit vs. Line Voltage

Soft-Start

An internal soft-start circuit progressively increases the pulse-by-pulse current-limit level of MOSFET for 7 ms during startup to establish the correct working conditions for transformers and capacitors.

Protections

FAN6756 provides full protection functions, including Overload / Open-Loop Protection (OLP), V_{DD} Over-Voltage Protection (OVP), Over-Temperature Protection (OTP), and Current-Sense Short-Circuit Protection (SSCP). SSCP is implemented as Auto-Restart Mode, while OVP and OTP are implemented as Latch Mode protections. OLP is Auto-Restart Mode for FAN6756MRMY and Latch Mode for FAN6756MLMY.

When an Auto-Restart Mode protection is triggered, switching is terminated and the MOSFET remains off, causing V_{DD} to drop. When V_{DD} drops to the V_{DD-OFF} (11 V), the protection is reset. When V_{DD} drops further to V_{DD-OLP} (7 V), the internal startup circuit is enabled and the supply current drawn from HV pin charges the hold-up capacitor. When V_{DD} reaches the turn-on voltage of 17 V, normal operation resumes. In this manner, auto restart alternately enables and disables the MOSFET switching until the abnormal condition is eliminated.

When a Latch Mode protection is triggered, PWM switching is terminated and the MOSFET remains off, causing V_{DD} to drop. When V_{DD} drops to the V_{DD-OLP} (7 V), the internal startup circuit is enabled without resetting the protection and the supply current drawn from HV pin charges the hold-up capacitor. Since the protection is not reset, the IC does not resume PWM switching even when V_{DD} reaches the turn-on voltage of 17 V, disabling HV startup circuit. Then V_{DD} drops again down to 7 V. In this manner, the Latch Mode protection alternately charges and discharges V_{DD} until there is no more energy delivered into HV pin. The protection is reset when V_{DD} drops to 4 V, which is allowed only after power supply is unplugged from the AC line.

V_{DD} Over-Voltage Protection (OVP)

 V_{DD} over-voltage protection prevents IC damage from voltage exceeding the IC voltage rating. When the V_{DD} voltage exceeds 24.5 V, the protection is triggered. This protection is typically caused by an open circuit in the secondary-side feedback network.

Over-Temperature Protection (OTP) and External Latch Triggering

The RT pin provides adjustable Over-Temperature Protection (OTP) and external latch triggering function. For OTP, an NTC thermistor, R_{NTC} , usually in series with a resistor R_A , is connected between the RT pin and ground. The internal current source, I_{RT} (100 µA), introduces voltage on RT as:

$$V_{RT} = I_{RT} \cdot (R_{NTC} + R_A) \tag{5}$$

At high ambient temperature, R_{NTC} decreases, reducing V_{RT} . When V_{RT} is lower than V_{RTTH1} (1.035 V) for longer than t_{D-OTP1} (14.5 ms), the protection is triggered and the FAN6756 enters Latch Mode protection.

The OTP can be trigged by pulling down the RT pin voltage using an opto-coupler or transistor. Once V_{RT} is less than V_{RTTH2} (0.7 V) for longer than t_{D-OTP2} (185 µs), the protection is triggered and the FAN6756 enters Latch Mode protection.

When OTP is not used, place a 100 k Ω resistor between this pin and ground to prevent noise interference.

Open-Loop / Overload Protection (OLP)

Because of the pulse-by-pulse current-limit capability, the maximum peak current is limited and, therefore, the maximum input power is also limited. If the output consumes more than this limited maximum power, the output voltage (V_O) drops below the set voltage. Then the currents through the opto-coupler and transistor become virtually zero and V_{FB} is pulled HIGH. Once V_{FB} is higher than V_{FB-OLP} (4.6 V) for longer than t_{D-OLP} (57.5 ms), OLP is triggered. OLP is also triggered when the feedback loop is open by soldering defect.

Sense Short-Circuit Protection (SSCP)

The FAN6756 provides safety protection for Limited Power Source (LPS) test. When the current-sense resistor is short circuited by a soldering defect during production, current-sensing information is not properly obtained, resulting in unstable power supply operation.

To protect the power supply against a short circuit across the current-sense resistor, FAN6756 shuts down when current sense voltage is very low; even with a relatively large duty cycle. As shown in Figure 37, the current-sense voltage is sampled $t_{ON-SSCP}$ (4.55 µs) after the gate turn-on. If the sampled voltage (V_{S-CS}) is lower than V_{SSCP} for 11 consecutive switching cycles (170 µs), the FAN6756 shuts down immediately. V_{SSCP} varies linearly with line voltage. At 122 V DC input, it is typically 50 mV (V_{SSCP-L}); at 366 V DC, it is typically 100 mV (V_{SSCP-H}).



Figure 37. Timing Diagram of SSCP

Two-Level Under-Voltage Lockout (UVLO)

As shown in Figure 38, as long as protection is not triggered, the turn-off threshold of V_{DD} is fixed internally at V_{UVLO} (6.5 V). When a protection is triggered, the V_{DD} level to terminate PWM gate switching is changed to V_{DD-OFF} (11 V), as shown in Figure 39. When V_{DD} drops below V_{DD-OFF} , the switching is terminated and the operating current from V_{DD} is reduced to I_{DD-OLP} to slow down the discharge of V_{DD} until V_{DD} reaches V_{DD-OLP} . This delays re-startup after shutdown by protection to minimize the input power and voltage / current stress of switching devices during a fault condition.





Figure 39. V_{DD} UVLO at Protection Mode

Gate Output / Soft Driving

The BiCMOS output stage has a fast totem-pole gate driver. The output driver is clamped by an internal 14.5 V Zener diode to protect the power MOSFET gate from over voltage. A soft driving is implemented to minimize Electromagnetic Interference (EMI) by reducing the switching noise.

Typical Application Circuit



FAN6756— mWSaver™ PWM Controller

Transformer Schematic Diagram

Core: Ferrite Core RM-10

4

5

<u>6</u>

7

Bobbin: RM-10

N₁

N₄

N₃ 9



Figure 41. Transformer Specification

Winding Specification

	Pin (Start> Finish)	Wire	Turns	Winding Method	Remark						
N1	$4 \rightarrow 5$	0.5φ×1	19	Solenoid Winding	Enameled Copper Wire						
Insul	Insulation: Polyester Tape, t = 0.025 mm, 1-Layer										
Shiel	Shielding: Adhesive Tape of Copper Foil, t = 0.025×7 mm, 1.2-Layer Open Loop, Connected to Pin 4.										
Insul	ation: Polyester Tape t = 0.025 n	nm, 3-Layei	ſ								
N2	$S\toF$	0.9φ×1	8	Solenoid Winding	Triple Insulated Wire						
Insul	ation: Polyester Tape, t = 0.025 ı	mm, 3-Laye	er								
N3	$9 \rightarrow 7$	0.4φ×1	7	Solenoid Winding	Enameled Copper Wire						
Insul	ation: Polyester Tape, t = 0.025 ı	mm, 1-Laye	er								
Shiel	ding: Adhesive Tape of Copper I	=oil, t = 0.02	25×7mm, 1	.2-Layer Open Loop, Conn	ected to Pin 4.						
Insul	Insulation: Polyester Tape t = 0.025 mm, 3-Layer										
N4	$5 \rightarrow 6$	0.5φ×1	19	Solenoid Winding	Enameled Copper Wire						
Insul	nsulation: Polyester Tape t = 0.025 mm, 3-Layer										

Electrical Characteristics

	Pin	Specification	Remark
Primary-Side Inductance	4-6	510 μH ±5%	1 kHz, 1 V
Primary-Side Effective Leakage Inductance	4-6	20 μ H Maximum	Short All Other Pins

Typical Performance

Power Consumption

Input Voltage	Output Power	Actual Output Power	Input Power	Specification
	No Load	0 W	0.024 W	Input Power < 0.03 W
230 V _{AC}	0.25 W	0.232 W	0.339 W	Input Power < 0.5 W
	0.5 W	0.495 W	0.643 W	Input Power < 1 W
	0.5 W	0.495 W	0.643 VV	Input Power < 1 w

Efficiency

Output Power	16.25 W	32.5 W	48.75 W	65 W	Average
115 V, 60 Hz	88.48%	88.58%	87.45%	86.22%	87.68%
230 V, 60 Hz	88.00%	87.89%	87.92%	87.47%	87.82%

© 2011 Fairchild Semiconductor Corporation

FAN6756 • Rev. 3, Feb-2020



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor and the support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconducts harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized claim alleges that

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥