Ordering Information

Part Number	Comment	Package	
EP53A8LQI	LOW VID Range	16-pin QFN T&R	
EP53A8HQI	HIGH VID Range	16-pin QFN T&R	
EP53A8LQI-E	EP53A8LQI Evaluation Board		
EP53A8HQI-E	EP53A8HQI Evaluation Board		

Pin Assignments (Top View)




Figure 3: EP53A8LQI Pin Out Diagram (Top View)

Figure 4: EP53A8HQI Pin Out Diagram (Top View)Pin Description

PIN	NAME	FUNCTION
1, 15, 16	NC(SW)	NO CONNECT – These pins are internally connected to the common switching node of the internal MOSFETs. NC (SW) pins are not to be electrically connected to any external signal, ground, or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage to the device.
2,3	PGND	Power ground. Connect this pin to the ground electrode of the Input and output filter capacitors.
4	VFB	EP53A8LQI: Feed back pin for external divider option. EP53A8HQI: No Connect
5	VSENSE	Sense pin for preset output voltages. Refer to application section for proper configuration.
6	AGND	Analog ground. This is the quiet ground for the internal control circuitry, and the ground return for external feedback voltage divider
7, 8	VOUT	Regulated Output Voltage. Refer to application section for proper layout and decoupling.
9, 10, 11	VS2, VS1, VS0	Output voltage select. VS2 = pin 9, VS1 = pin 10, VS0 = pin 11. EP53A8LQI: Selects one of seven preset output voltages or an external resistor divider. EP53A8HQI: Selects one of eight preset output voltages. (Refer to section on output voltage select for more details.)
12	ENABLE	Output Enable. Enable = logic high; Disable = logic low
13	AVIN	Input power supply for the controller circuitry. Connect to PVIN through a 100 Ohm resistor.
14	PVIN	Input Voltage for the MOSFET switches.

Absolute Maximum Ratings

CAUTION: Absolute Maximum ratings are stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Supply Voltage	V _{IN}	-0.3	6.0	٧
Voltages on: ENABLE, V _{SENSE} , V _{SO} – V _{S2}		-0.3	V _{IN} + 0.3	V
Voltages on: V _{FB} (EP53A8LQI)		-0.3	2.7	V
Maximum Operating Junction Temperature	T _{J-ABS}		150	°C
Storage Temperature Range	T _{STG}	-65	150	°C
Reflow Temp, 10 Sec, MSL3 JEDEC J-STD-020C			260	°C
ESD Rating (based on Human Body Mode)			2000	V

Recommended Operating Conditions

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Voltage Range	V _{IN}	2.4	5.5	V
Operating Ambient Temperature	T _A	- 40	+85	°C
Operating Junction Temperature	T _J	- 40	+125	°C

Thermal Characteristics

PARAMETER	SYMBOL	TYP	UNITS
Thermal Resistance: Junction to Ambient –0 LFM (Note 1)	θ_{JA}	85	°C/W
Thermal Overload Trip Point	T _{J-TP}	+155	°C
Thermal Overload Trip Point Hysteresis		25	°C

Note 1: Based on a four layer copper board and proper thermal design per JEDEC EIJ/JESD51 standards

©Enpirion 2009 all rights reserved, E&OE

Electrical Characteristics


NOTE: T_A = -40°C to +85°C unless otherwise noted. Typical values are at T_A = 25°C, VIN = 3.6V. C_{IN} = -4.7 μ F 0603 MLCC, C_{OUT} = 10 μ F 0805 MLCC

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Operating Input Voltage	V _{IN}		2.4		5.5	V
Under Voltage Lock-out – V _{IN} Rising	V _{UVLO_R}			2.0		V
Under Voltage Lock-out – V _{IN} Falling	V _{UVLO_F}			1.9		V
Drop Out Resistance	R _{DO}	Input to Output Resistance		350	500	mΩ
Output Voltage Range	V _{OUT}	EP53A8LQI (V _{DO} = I _{LOAD} X R _{DO}) EP53A8HQI	0.6 1.8		V _{IN} -V _{DO} 3.3	V
Dynamic Voltage Slew Rate	V _{SLEW}	EP53A8HQI EP53A8LQI		8 4		V/mS
VID Preset V _{OUT} Initial Accuracy	ΔV_{OUT}	$T_A = 25^{\circ}C$, $V_{IN} = 3.6V$; $I_{LOAD} = 100mA$; $0.8V \le V_{OUT} \le 3.3V$	-2		+2	%
Feedback Pin Voltage Initial Accuracy	V _{FB}	$T_A = 25^{\circ}C$, $V_{IN} = 3.6V$; $I_{LOAD} = 100mA$; $0.8V \le V_{OUT} \le 3.3V$.588	0.6	0.612	V
Line Regulation	ΔV_{OUT_LINE}	$2.4V \le V_{IN} \le 5.5V$		0.03		%/V
Load Regulation	ΔV_{OUT_LOAD}	$0A \le I_{LOAD} \le 1000mA$		0.6		%/A
Temperature Variation	ΔV_{OUT_TEMPL}	-40°C ≤ T _A ≤ +85°C		30		ppm/°C
Output Current	I _{OUT}		1000			mA
Shut-down Current	I _{SD}	Enable = Low		0.75		μA
OCP Threshold	I _{LIM}	$2.4V \le V_{IN} \le 5.5V$ $0.6V \le V_{OUT} \le 3.3V$	1.25	1.4		А
VS0-VS2, Pin Logic Low	V _{VSLO}		0.0		0.3	V
VS0-VS2, Pin Logic High	V _{VSHI}		1.4		V_{IN}	V
VS0-VS2, Pin Input Current	I _{VSX}	Note 1		<100		nA
Enable Pin Logic Low	V _{ENLO}				0.3	V
Enable Pin Logic High	V _{ENHI}		1.4			V
Enable Pin Current	I _{ENABLE}	Note 1		<100		nA
Feedback Pin Input Current	I _{FB}	Note 1		<100		nA
Operating Frequency	Fosc			5		MHz
Soft Start Operation	1	,	_	1		
Soft Start Slew Rate	ΔV_{SS}	EP53A8HQI (VID only) EP53A8LQI (VID only)		8 4		V/mS
Soft Start Rise Time	ΔT_{SS}	EP53A8LQI (VFB mode); Note 2	170	225	280	μS


Note 1: Parameter guaranteed by design and characterization.

Note 2: Measured from when $V_{IN} \ge V_{UVLO\ R}$ & ENABLE pin crosses its logic High threshold.


Typical Performance Characteristics




Efficiency vs. Load Current: $V_{IN} = 5.0V$, V_{OUT} (from top to bottom) = 3.7, 3.3, 2.5, 1.8, 1.2V




Start Up Waveform: V_{IN} = 5.0V, V_{OUT} = 3.3V; I_{LOAD} = 1000mA




Efficiency vs. Load Current: $V_{IN} = 3.3V$, V_{OUT} (from top to bottom) = 2.5, 1.8V,1.2V




Shut-down Waveform: V_{IN} = 5.0V, V_{OUT} = 3.3V; I_{LOAD} = 1000mA




Output Ripple: VIN = 5.0V, V_{OUT} = 1.2V, Load = 1A




Output Ripple: V_{IN} = 3.3V, V_{OUT} = 1.8V, Load = 1A




Load Transient: $V_{IN} = 5.0V$, $V_{OUT} = 3.3V$ Load stepped from 0mA to 1000mA




Output Ripple: VIN = 5.0V, VOUT = 3.3V, Load = 1A




Output Ripple: VIN = 3.3V, VOUT = 1.2V, Load = 1A



Load Transient: $V_{IN} = 5.0V$, $V_{OUT} = 1.2V$ Load stepped from 0mA to 1000mA



Load Transient: $V_{IN} = 3.7V$, $V_{OUT} = 1.2V$ Load stepped from 0mA to 1000mA



Load Transient: $V_{IN} = 3.3V$, $V_{OUT} = 1.8V$ Load stepped from 0mA to 1000mA

Functional Block Diagram




Figure 5: Functional Block Diagram

Detailed Description

Functional Overview

The EP53A8xQI requires only 2 small MLCC capacitors and an 0201MLC resistor for a complete DC-DC converter solution. The device integrates MOSFET switches, PWM controller, Gate-drive, compensation, inductor into a tiny 3mm x 3mm x 1.1mm QFN package. Advanced package design, along with the high level of integration, provides very low output ripple and noise. The EP53A8xQI uses voltage mode control for high noise immunity and load matching to advanced ≤90nm loads. A 3-pin VID allows the user to choose from one of 8 output voltage settings. The EP53A8xQI comes with two VID output The EP53A8HQI provides voltage ranges. V_{OUT} settings from 1.8V to 3.3V, EP53A8LQI provides VID settings from 0.8V to 1.5V, and also has an external resistor divider option to program output setting over the 0.6V to V_{IN}-0.5V range. The EP53A8xQI provides the industry's highest power density of any 1A DCDC converter solution.

The key enabler of this revolutionary integration is Enpirion's proprietary power MOSFET technology. The advanced MOSFET switches are implemented in deep-submicron CMOS to supply very low switching loss at high switching frequencies and to allow a high level of integration. The semiconductor process allows seamless integration of all switching, control, and compensation circuitry.

The proprietary magnetics design provides high-density/high-value magnetics in a very small footprint. Enpirion magnetics are carefully matched to the control and compensation circuitry yielding an optimal solution with assured performance over the entire operating range.

Protection features include under-voltage lockout (UVLO), over-current protection (OCP), short circuit protection, and thermal overload protection.

Integrated Inductor: Low-Noise Low-EMI

The EP53A8xQI utilizes a proprietary low loss integrated inductor. The integration of the

inductor greatly simplifies the power supply design process. The inherent shielding and compact construction of the integrated inductor reduces the conducted and radiated noise that can couple into the traces of the printed circuit board. Further, the package layout is optimized to reduce the electrical path length for the high di/dT input AC ripple currents that are a major source of radiated emissions from DC-DC converters. The integrated inductor provides the optimal solution to the complexity, output ripple, and noise that plague low power DCDC converter design.

Voltage Mode Control, High Bandwidth

The EP53A8xQI utilizes an integrated type III compensation network. Voltage mode control is inherently impedance matched to the sub 90nm process technology that is used in today's advanced ICs. Voltage mode control also provides a high degree of noise immunity at light load currents so that low ripple and high accuracy are maintained over the entire load range. The very high switching frequency allows for a very wide control loop bandwidth and hence excellent transient performance.

Soft Start

Internal soft start circuits limit in-rush current when the device starts up from a power down condition or when the "ENABLE" pin is asserted "high". Digital control circuitry limits the V_{OUT} ramp rate to levels that are safe for the Power MOSFETS and the integrated inductor.

The EP53A8HQI has a soft-start slew rate that is twice that of the EP53A8LQI.

When the EP53A8LQI is configured in external resistor divider mode, the device has a fixed VOUT ramp time. Therefore, the ramp rate will vary with the output voltage setting. Output voltage ramp time is given in the Electrical Characteristics Table.

Excess bulk capacitance on the output of the device can cause an over-current condition at startup. Assuming no-load at startup, the

maximum total capacitance on the output, including the output filter capacitor and bulk and decoupling capacitance, at the load, is given as:

EP53A8LQI:

C_{OUT} TOTAL MAX = C_{OUT} Filter + C_{OUT} BULK = 250uF

EP53A8HQI:

 $C_{OUT_TOTAL_MAX} = C_{OUT_Filter} + C_{OUT_BULK} = 125uF$

EP53A8LQI (in external divider mode):

 $C_{OUT\ TOTAL\ MAX} = 2.25x10^{-4}/V_{OUT}$ Farads

The nominal value for C_{OUT} is 10uF. See the applications section for more details.

Over Current/Short Circuit Protection

The current limit function is achieved by sensing the current flowing through a sense P-MOSFET which is compared to a reference current. When this level is exceeded the P-FET is turned off and the N-FET is turned on, pulling V_{OUT} low. This condition is maintained for approximately 0.5mS and then a normal soft start is initiated. If the over current condition still persists, this cycle will repeat.

Under Voltage Lockout

During initial power up, an under voltage lockout circuit will hold-off the switching circuitry until the input voltage reaches a sufficient level to insure proper operation. If

the lockout circuitry will again disable the switching. Hysteresis is included to prevent chattering between states.

Enable

The ENABLE pin provides a means to shut down the converter or enable normal operation. A logic low will disable the converter and cause it to shut down. A logic high will enable the converter into normal operation.

NOTE: The ENABLE pin must not be left floating.

Thermal Shutdown

When excessive power is dissipated in the chip, the junction temperature rises. Once the junction temperature exceeds the thermal shutdown temperature, the thermal shutdown circuit turns off the converter output voltage thus allowing the device to cool. When the junction temperature decreases by 25C°, the device will go through the normal startup process.

Application Information




Figure 6: Application Circuit, EP53A8HQI.




Figure 7: Application Circuit, EP53A8LQI showing the V_{FB} function.

Output Voltage Programming

The EP53A8xQI utilizes a 3-pin VID to program the output voltage value. The VID is available in two sets of output VID programming ranges. The VID pins should be connected either to an external control signal, AVIN or to AGND to avoid noise coupling into the device.

The "Low" range is optimized for low voltage applications. It comes with preset VID settings ranging from 0.80V and 1.5V. This VID set also has an external divider option.

To specify this VID range, order part number EP53A8LQI.

The "High" VID set provides output voltage settings ranging from 1.8V to 3.3V. This version does not have an external divider option. To specify this VID range, order part number EP53A8HQI.

Internally, the output of the VID multiplexer sets the value for the voltage reference DAC, which in turn is connected to the non-inverting input of the error amplifier. This allows the use of a single feedback divider with constant loop gain and optimum compensation, independent of the output voltage selected.

NOTE: The VID pins must not be left floating.

Table 1: EP53A8LQI VID Voltage Select Settings

VS2	VS1	VS0	VOUT
0	0	0	1.50
0	0	1	1.45
0	1	0	1.20
0	1	1	1.15
1	0	0	1.10
1	0	1	1.05
1	1	0	8.0
1	1	1	EXT

EP53A8L Low VID Range Programming

The EP53A8LQI is designed to provide a high degree of flexibility in powering applications that require low V_{OUT} settings and dynamic voltage scaling (DVS). The device employs a 3-pin VID architecture that allows the user to choose one of seven (7) preset output voltage settings, or the user can select an external

voltage divider option. The VID pin settings can be changed on the fly to implement glitch-free voltage scaling.

Table 1 shows the VS2-VS0 pin logic states for the EP53A8LQI and the associated output voltage levels. A logic "1" indicates a connection to AVIN or to a "high" logic voltage level. A logic "0" indicates a connection to AGND or to a "low" logic voltage level. These pins can be either hardwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate.

EP53A8LQI External Voltage Divider

The external divider option is chosen by connecting VID pins VS2-VS0 to V_{IN} or a logic "1" or "high". The EP53A8LQI uses a separate feedback pin, V_{FB} , when using the external divider. V_{SENSE} must be connected to V_{OUT} as indicated in Figure 8.

The output voltage is selected by the following formula:




Figure 8: EP53A8LQI using external divider

 R_a must be chosen as 237K Ω to maintain loop gain. Then R_b is given as:

$$R_b = \frac{142.2 \times 10^3}{V_{OUT} - 0.6} \Omega$$

 V_{OUT} can be programmed over the range of 0.6V to $(V_{IN}-0.5V)$.

NOTE: Dynamic Voltage Scaling is not allowed between internal preset voltages and external divider.

EP53A8HQI High VID Range Programming

The EP53A8HQI V_{OUT} settings are optimized for higher nominal voltages such as those required to power IO, RF, or IC memory. The preset voltages range from 1.8V to 3.3V. There are eight (8) preset output voltage settings. The EP53A8HQI does not have an external divider option. As with the EP53A8LQI, the VID pin settings can be changed while the device is enabled.

Table 2 shows the VS0-VS2 pin logic states for the EP53A8HQI and the associated output voltage levels. A logic "1" indicates a connection to AVIN or to a "high" logic voltage level. A logic "0" indicates a connection to AGND or to a "low" logic voltage level. These pins can be either hardwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate. These pins must not be left floating.

Table 2: EP53A8HQI VID Voltage Select Settings

VS2	VS1	VS0	VOUT
0	0	0	3.3
0	0	1	3.0
0	1	0	2.9
0	1	1	2.6
1	0	0	2.5
1	0	1	2.2
1	1	0	2.1
1	1	1	1.8

Input Filter Capacitor

The **input** filter capacitor requirement is a 4.7µF 0603 low ESR MLCC capacitor. The

input capacitor must use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and with temperature, and are not suitable for switchmode DC-DC converter input filter applications.

Output Filter Capacitor

The **output** filter capacitor requirement is a minimum of 10µF 0805 MLCC. Ripple performance can be improved by using 2x10µF 0603 or 2x10µF 0805 MLCC capacitors.

The maximum output filter capacitance next to the output pins of the device is $60\mu\text{F}$ low ESR MLCC capacitance. V_{OUT} has to be sensed at the last output filter capacitor next to the EP53A8xQI.

Additional bulk capacitance for decoupling and bypass can be placed at the load as long as there is sufficient separation between the V_{OUT} Sense point and the bulk capacitance. The separation provides an inductance that isolates the control loop from the bulk capacitance.

Excess total capacitance on the output (Output Filter + Bulk) can cause an over-current condition at startup. Refer to the section on Soft-Start for the maximum total capacitance on the output.

The output capacitor must use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and temperature and are not suitable for switch-mode DC-DC converter output filter applications.

Recommended PCB Footprint




Figure 9: EP53A8xQI Package PCB Footprint

Package and Mechanical




Figure 10: EP53A8xQI Package Dimensions

Contact Information

Enpirion, Inc. Perryville III 53 Frontage Road Suite 210 Hampton, NJ 08827 Tel..908.894.6000

Fax: 908-894-6090

Enpirion reserves the right to make changes in circuit design and/or specifications at any time without notice. Information furnished by Enpirion is believed to be accurate and reliable. Enpirion assumes no responsibility for its use or for infringement of patents or other third party rights, which may result from its use. Enpirion products are not authorized for use in nuclear control systems, as critical components in life support systems or equipment used in hazardous environment without the express written authority from Enpirion.