

CY8C24894

Contents

PSoC Functional Overview	3
The PSoC Core	3
The Digital System	3
The Analog System	4
Additional System Resources	5
PSoC Device Characteristics	5
Getting Started	6
Application Notes	6
Development Kits	
Training	
CYPros Consultants	6
Solutions Library	6
Technical Support	6
Development Tools	
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	
Select User Modules	
Configure User Modules	
Organize and Connect	
Generate, Verify, and Debug	
Pinouts	
56-Pin Part Pinout (with XRES pin)	
Registers	
Register Conventions	
Register Mapping Tables	
Register Map Bank 0 Table: User Space	10
Register Map Bank 1 Table: Configuration Space .	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	13
DC Electrical Characteristics	
AC Electrical Characteristics	27

Packaging Information	35
Thermal Impedances	35
Solder Reflow Specifications	35
Tape and Reel Information	36
Development Tool Selection	37
Software	37
Development Kits	37
Evaluation Tools	
Device Programmers	38
Accessories (Emulation and Programming)	
Ordering Information	
Ordering Code Definitions	39
Acronyms	
Reference Documents	
Document Conventions	41
Units of Measure	
Numeric Conventions	
Glossary	41
Errata	
Part Numbers Affected	46
CY8C24x94 Errata Summary	46
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	51
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	51





PSoC Functional Overview

The PSoC family consists of many programmable system-on-chips with on-chip controller devices. All PSoC family devices are designed to replace traditional microcontroller units (MCUs), system ICs, and the numerous discrete components that surround them. Configurable analog, digital, and interconnect circuitry enable a high level of integration in a host of industrial, consumer, and communication applications.

This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated in the Logic Block Diagram on page 1, is comprised of four main areas: PSoc Core, digital system, analog system, and system resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C24x94 devices can have up to seven I/O ports that connect to the global digital and analog interconnects, providing access to four digital blocks and six analog blocks.

The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIOs.

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four-MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with up to 20 vectors, to simplify programming of real-time embedded events. Program execution is timed and protected using the included sleep timer and watchdog timer (WDT).

Memory encompasses 16 KB of flash for program storage, 1 KB of SRAM for data storage, and up to 2 KB of emulated EEPROM using the flash. Program flash has four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO) accurate to $\pm 4\%$ over temperature and voltage. The 24-MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32-kHz internal low-speed oscillator (ILO) is provided for the sleep timer and WDT. The clocks, together with programmable clock dividers (as system resources), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital resources, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin is also capable of generating a system interrupt.

The Digital System

The digital system is composed of four digital PSoC blocks. Each block is an 8-bit resource used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules.





Digital peripheral configurations include those listed below.

- PWMs (8- to 32-bit)
- PWMs with Dead band (8- to 24-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- Full- or half-duplex 8-bit UART with selectable parity
- SPI master and slave
- I²C master, slave, or multimaster (implemented in a dedicated I²C block)
- Cyclic redundancy checker/generator (16-bit)
- Infrared Data Association (IrDA)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow signal multiplexing and performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 5.




The Analog System

The analog system is composed of six configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are listed below.

- ADCs (up to two, with 6- to 14-bit resolution, selectable as incremental, delta-sigma, or successive approximation register (SAR))
- Filters (two- and four-pole band pass, low pass, and notch)
- Amplifiers (up to two, with selectable gain to 48x)
- Instrumentation amplifiers (one with selectable gain to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6- to 9-bit resolution)
- Multiplying DACs (up to two, with 6- to 9-bit resolution)
- High current output drivers (two with 30-mA drive)
- 1.3-V reference (as a system resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 2.





The Analog Multiplexer System

The analog mux bus can connect to every GPIO pin in ports 0-5. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and ADCs. It can be split into two sections for simultaneous dual-channel processing. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Trackpad, finger sensing.
- Chip-wide mux that allows analog input from up to 47 I/O pins.
- Crosspoint connection between any I/O pin combination.



Additional System Resources

System resources provide additional capability useful for complete systems. Additional resources include a multiplier, decimator, LVD, and power-on reset (POR). Brief statements describing the merits of each resource follow.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks are generated using digital PSoC blocks as clock dividers.
- Two multiply accumulates (MACs) provide fast 8-bit multipliers with 32-bit accumulate, to assist in both general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including creation of Delta-Sigma ADCs.
- The I²C module provides 0 to 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V voltage reference provides an absolute reference for the analog system, including ADCs and DACs.
- Versatile analog multiplexer system.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have varying numbers of digital and analog blocks. The following table lists the resources available for specific PSoC device groups. The device covered by this datasheet is shown in the highlighted row of the table.

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66 ^[1]	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 ^[2]	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94 ^[1]	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A ^[1]	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45 ^[1]	up to 38	2	8	up to 38	0	4	6 ^[2]	1 K	16 K
CY8C21x45 ^[1]	up to 24	1	4	up to 24	0	4	6 ^[2]	512	8 K
CY8C21x34 ^[1]	up to 28	1	4	up to 28	0	2	4 ^[2]	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 ^[2]	256	4 K
CY8C20x34 ^[1]	up to 28	0	0	up to 28	0	0	3 ^[2,3]	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 ^[2,3]	up to 2 K	up to 32 K

Table 1. PSoC Device Characteristics

Notes

1. Automotive qualified devices available in this group.

2. Limited analog functionality.

3. Two analog blocks and one $CapSense^{
entropy}$ block.



Getting Started

For in depth information, along with detailed programming details, see the *PSoC[®] Technical Reference Manual.*

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

Development Tools

PSoC Designer[™] is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)

- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
 - Hardware and software I²C slaves and masters
 Full-speed USB 2.0
 - Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for a given application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.



Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.

Designing with PSoC Designer

The development process for the PSoC[®] device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse width modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Pinouts

The automotive CY8C24x94 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O. However, V_{SS}, V_{DD}, and XRES are not capable of digital I/O.

56-Pin Part Pinout (with XRES pin)

Pin	Ту	pe	Name	Description			Figu	ure 3.	CY8C24894 56-Pin PSoC Device
No.	Digital	Analog	Name	Description			U		
1	I/O	I, M	P2[3]	Direct switched capacitor block input					₩. Q
2	I/O	I, M	P2[1]	Direct switched capacitor block input					VRef
3	I/O	М	P4[7]						೦೦ ಕ.ಕ
4	I/O	М	P4[5]					_	
5	I/O	M	P4[3]						
6	I/O	М	P4[1]					P2[5],	P2[7] P0[3], P0[3], P0[5], P0[6], P0[4], P0[2], P2[4], P2[4],
7	I/O	М	P3[7]						
8	I/O	М	P3[5]					56∎	0 0 0 0 0 0 0 0 0 0 0 0 0 0
9	I/O	M	P3[3]				AI, M, P2	[3] 🗖 1	42 = P2[2], AI,
10	I/O	M	P3[1]				AI, M, P2		41 = P2[0], AI,
11	I/O	M	P5[7]					[7] = 3 [5] = 4	40 ⊟ P4[6], M 39 ⊟ P4[4], M
12	I/O	M	P5[5]					[3] = 5	38 = P4[2], M
13	I/O I/O	M	P5[3]					[1] = 6	37 = P4[0], M
14	-	M	P5[1]					[7] = 7	QFN 36 XRES
15	I/O I/O	M	P1[7]	I ² C serial clock (SCL) I ² C serial data (SDA)				[5] 🗖 8	(Top View) 35= P3[4], M
16 17	1/0	M	P1[5]					[3] 🗖 9	34 = P3[2], M
17	1/O	M	P1[3] P1[1]	I ² C SCL, ISSP SCLK ^[4]	-			[1] = 10	33 ■ P3[0], M
10	-	wer		Ground connection	-			[7] =11	32 = P5[6], M
20		NC	V _{SS}	Do not connect anything to this pin	-			[5] = 12 [3] = 13	31 ¤ P5[4], M 30 ¤ P5[2], M
20		NC		Do not connect anything to this pin				[1] = 14	29 = P5[0], M
22		wer	V _{DD}	Supply voltage			,	ت [22 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
23	1/0		P7[7]						
24	1/O		P7[0]					P1[7]	P1[3] P1[3] P1[3] P1[3] P1[0] P1[0] P1[0] P1[0]
	-								
25	1/()	M	P1[0]	I ² C SDA_ISSP SDATA ^[4]					
25 26	1/O 1/O	M	P1[0] P1[2]	I ² C SDA, ISSP SDATA ^[4]				Š	<u> </u>
26	1/O 1/O 1/O	M M M	P1[2]					Š	<u> </u>
	I/O	М		I ² C SDA, ISSP SDATA ^[4] Optional external clock (EXTCLK) input				Š	<u> </u>
26 27	1/O 1/O	M M	P1[2] P1[4]					Š	
26 27 28	I/O I/O I/O	M M M	P1[2] P1[4] P1[6]					Š	<u> </u>
26 27 28 29	I/O I/O I/O	M M M M	P1[2] P1[4] P1[6] P5[0]					I2C SCL, M,	I2C SDA, M, I2C SCL, M, I2C SDA, M, EXTCLK, M, M,
26 27 28 29 30	I/O I/O I/O I/O I/O	M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2]		Pin		pe	Š	<u> </u>
26 27 28 29	I/O I/O I/O	M M M M	P1[2] P1[4] P1[6] P5[0]		Pin No.		/pe Analog	I2C SCL, M,	I2C SDA, M, I2C SCL, M, I2C SDA, M, EXTCLK, M, M,
26 27 28 29 30	I/O I/O I/O I/O I/O	M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2]					I2C SCL, M,	I2C SDA, M, M, I2C SCL, M, I2C SDA, M, EXTCLK, M,
26 27 28 29 30 31	I/O I/O I/O I/O I/O I/O	M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4]		No.	Digital	Analog	I2C SCL, M,	ISC SDA, M, SC SDA, SC SDA, M,
26 27 28 29 30 31 32 33	I/O I/O I/O I/O I/O I/O	M M M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0]		No. 45 46	Digital I/O I/O	Analog I, M I, M	Name P0[0] P0[2]	W Ý Ý Ý Ý V Ý Ý Ý Ý V Ý Y Y Ý V Ý Y Y Y V Ý Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y
26 27 28 29 30 31 32 33 34	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	M M M M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2]		No. 45 46 47	Digital I/O I/O	Analog I, M I, M I, M	Name P0[0] P0[2] P0[4]	W Ý Ý Ý Ý Ý Ó Ý Ý Ý Ý Ó Ó Ó Ó O O Ó Ó Ó O O O Ó Ó O O O O Ó O O O O Ó Analog column mux input Analog column mux input Analog column mux input
26 27 28 29 30 31 32 33 34 35	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	M M M M M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4]	Optional external clock (EXTCLK) input	No. 45 46 47 48	Digital I/O I/O I/O I/O	Analog I, M I, M I, M I, M	Name P0[0] P0[4] P0[6]	wi zi zi wi zi zi zi YG J YG S Q S
26 27 28 29 30 31 32 33 34	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	M M M M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2]	Optional external clock (EXTCLK) input	No. 45 46 47	Digital I/O I/O I/O I/O	Analog I, M I, M I, M	Name P0[0] P0[2] P0[4]	W Ý Ý Ý Ý Ý J Ý Ý Ý Ý J Ý Ý Ý Y S S J J J J Z Z J Description J J J J Analog column mux input Analog column mux input Analog column mux input
26 27 28 29 30 31 32 33 34 35 36	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	M M M M M M M M M M D D U	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] XRES	Optional external clock (EXTCLK) input	No. 45 46 47 48 49	Digital 1/0 1/0 1/0 1/0 Po	Analog I, M I, M I, M I, M wer	Name P0[0] P0[2] P0[4] P0[6] V _{DD}	Image: Second system Image: Second system Image: Second
26 27 28 29 30 31 32 33 34 35 36 37	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	M M M M M M M M M D ut	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] XRES P4[0]	Optional external clock (EXTCLK) input	No. 45 46 47 48 49 50	Digital I/O I/O I/O I/O Po Po	Analog I, M I, M I, M I, M Wer Wer	Name P0[0] P0[2] P0[4] P0[6] V _{DD} V _{SS}	Image: Second system Image: Second system Image: Second
26 27 28 30 31 32 33 34 35 36 37 38	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	M M M M M M M M M M D ut	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] XRES P4[0] P4[2]	Optional external clock (EXTCLK) input	No. 45 46 47 48 49 50 51	Digital I/O I/O I/O I/O I/O I/O I/O I/O	Analog I, M I, M I, M I, M wer I, M	Name P0[0] P0[2] P0[4] P0[6] V _{DD} V _{SS} P0[7]	$\vec{x} \neq \vec{x} = \vec{x} \neq \vec{x} \neq \vec{x}$ $\vec{x} = \vec{y} \neq \vec{x}$ $\vec{x} = \vec{x}$
26 27 28 30 31 32 33 34 35 36 37 38 39	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	M M M M M M M M M M M M M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] XRES P4[0] P4[2] P4[4]	Optional external clock (EXTCLK) input	No. 45 46 47 48 49 50 51 52	Digital 1/0 1/0 1/0 1/0 Po 1/0 1/0	Analog I, M I, M I, M I, M wer wer I, M I/O, M	Name P0[0] P0[2] P0[4] P0[6] V _{SS} P0[7] P0[5]	$\vec{y} \neq \vec{z} = \vec{x} + \vec{y} \neq \vec{z} = \vec{x} + \vec{z} = \vec{x} + \vec{z} = \vec{x} + \vec{z} = \vec{x} + \vec{z} = \vec{z} + \vec{z} + \vec{z} = \vec{z} + \vec{z} + \vec{z} + \vec{z} = \vec{z} + $
26 27 28 30 31 32 33 34 35 36 37 38	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	M M M M M M M M M M D ut	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] XRES P4[0] P4[2]	Optional external clock (EXTCLK) input	No. 45 46 47 48 49 50 51	Digital I/O I/O I/O I/O I/O I/O I/O I/O	Analog I, M I, M I, M I, M wer I, M	Name P0[0] P0[2] P0[4] P0[6] V _{DD} V _{SS} P0[7]	$\vec{x} \neq \vec{x} = \vec{x} \neq \vec{x} \neq \vec{x} \neq \vec{x}$ $\vec{x} = \vec{y} \neq \vec{x} \neq \vec{x} \neq \vec{x}$ $\vec{x} = \vec{y} \neq \vec{x}$ $\vec{x} = \vec{x}$
26 27 28 30 31 32 33 34 35 36 37 38 39	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	M M M M M M M M M M M M M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] XRES P4[0] P4[2] P4[4]	Optional external clock (EXTCLK) input	No. 45 46 47 48 49 50 51 52	Digital 1/0 1/0 1/0 1/0 Po 1/0 1/0	Analog I, M I, M I, M I, M wer wer I, M I/O, M	Name P0[0] P0[2] P0[4] P0[6] V _{SS} P0[7] P0[5]	$\vec{y} \neq \vec{z} = \vec{x} + \vec{y} \neq \vec{z} = \vec{x} + \vec{z} = \vec{x} + \vec{z} = \vec{x} + \vec{z} = \vec{x} + \vec{z} = \vec{z} + \vec{z} + \vec{z} = \vec{z} + \vec{z} + \vec{z} + \vec{z} = \vec{z} + $
26 27 28 30 31 32 33 34 35 36 37 38 39 40	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	M M M M M M M M M M M M M M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] XRES P4[0] P4[2] P4[4] P4[6]	Optional external clock (EXTCLK) input	No. 45 46 47 48 49 50 51 52 53	Digital //O //O //O //O //O //O //O	Analog I, M I, M I, M I, M Wer Wer I, M I/O, M I/O, M	Name P0[0] P0[4] P0[6] VDD VSS P0[7] P0[6] VDD VSS P0[7] P0[6] P0[7] P0[5] P0[3]	$\vec{y} \neq \vec{z} = \vec{x} + \vec{y} \neq \vec{z} = \vec{x} + \vec{z}$ $\vec{y} = \vec{y} = \vec{y} + \vec{z} = \vec{y} + \vec{z}$ $\vec{y} = \vec{y} + \vec{z} = \vec{y} + \vec{z}$ $\vec{y} = \vec{y} + \vec{z} = \vec{z}$ $\vec{y} = \vec{y} + \vec{z} = \vec{z}$ $\vec{y} = \vec{z} + \vec{z} = \vec{z}$ $\vec{z} = \vec{z}$
26 27 28 30 31 32 33 34 35 36 37 38 39 40 41 42	I/O I/O	M M M M M M M M M M M I, M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] XRES P4[0] P4[2] P4[6] P4[6] P2[0] P2[2]	Optional external clock (EXTCLK) input	No. 45 46 47 48 49 50 51 52 53 54 55	Digital 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	Analog I, M I, M I, M I, M wer Wer I, M I/O, M I/O, M I, M M	Name P0[0] P0[4] P0[6] VDD Vss P0[7] P0[5] P0[7] P0[3] P0[3] P0[1] P2[7]	$\begin{split} \vec{y} \neq \vec{y} & \vec{y} \neq \vec{y} \neq \vec{y} \neq \vec{y} \\ \vec{y} & \vec{y} & \vec{y} \neq \vec{y} \neq \vec{y} \neq \vec{y} \\ \vec{y} & \vec{y} & \vec{y} \neq \vec{y} \neq \vec{y} \neq \vec{y} \\ \vec{y} & \vec{y} & \vec{y} \neq \vec{y} \neq \vec{y} \neq \vec{y} \\ \vec{y} & \vec{y} \neq \vec{y} \neq \vec{y} \neq \vec{y} \\ \vec{y} & \vec{y} \neq \vec{y} \neq \vec{y} \neq \vec{y} \\ \vec{y} & \vec{y} \neq \vec{y} \neq \vec{y} \neq \vec{y} \\ \vec{y} & \vec{y} \neq \vec{y} \neq \vec{y} \neq \vec{y} \\ \vec{y} & \vec{y} \neq \vec{y} \neq \vec{y} \neq \vec{y} \\ \vec{y} & \vec{y} \neq \vec{y} \\ \vec{y} \vec{y} \vec{y} \vec{y} \vec{y} \vec{y} \vec{y} \vec{y}$
26 27 28 30 31 32 33 34 35 36 37 38 39 40 41	I/O	M M M M M M M M M M M M I, M	P1[2] P1[4] P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] XRES P4[0] P4[2] P4[4] P4[6] P2[0]	Optional external clock (EXTCLK) input	No. 45 46 47 48 49 50 51 52 53 54	Digital 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	Analog I, M I, M I, M I, M wer Wer I, M I/O, M I/O, M I, M	w w Wame W P0[0] P0[2] P0[4] P0[6] VDD VSS P0[7] P0[5] P0[3] P0[1]	Image: Second connection Analog column mux input

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Note

4. These are the ISSP pins, which are not high Z when coming out of reset state. See the PSoC Technical Reference Manual for details.





Registers

This section lists the registers of the automotive CY8C24x94 PSoC device family. For detailed register information, refer to the *PSoC Technical Reference Manual*.

Register Conventions

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are Reserved and should not be accessed.



Register Map Bank 0 Table: User Space

-	-		User Spac								
Name	Addr (0,Hex)		Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASC10CR0	80	RW		C0	
PRT0IE	01	RW		41		ASC10CR1	81	RW		C1	
PRT0GS	02	RW		42		ASC10CR2	82	RW		C2	
PRT0DM2	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DR	04	RW		44		ASD11CR0	84	RW		C4	
PRT1IE	05	RW		45		ASD11CR1	85	RW		C5	
PRT1GS	06	RW		46		ASD11CR2	86	RW		C6	
PRT1DM2	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DR	08	RW		48			88			C8	
PRT2IE	09	RW		49			89			C9	
PRT2GS	0A	RW		4A			8A			CA	
PRT2DM2	0B	RW		4B			8B			СВ	
PRT3DR	0C	RW		4C			8C			CC	
PRT3IE	0D	RW		4D			8D			CD	
PRT3GS	0E	RW		4E			8E			CE	
PRT3DM2	0F	RW		4F			8F			CF	
PRT4DR	10	RW		50		ASD20CR0	90	RW	CUR PP	D0	RW
PRT4IE	10	RW		51		ASD20CR1	91	RW	STK_PP	D1	RW
PRT4GS	12	RW		52		ASD20CR2	92	RW	011(_11	D2	
PRT4DM2	12	RW		53		ASD20CR2 ASD20CR3	93	RW	IDX PP	D2 D3	RW
PRT5DR	13	RW		54		ASC21CR0	93	RW	MVR PP	D3	RW
PRT5IE	14	RW		55		ASC21CR0 ASC21CR1	94	RW	MVK_PP MVW PP	D4 D5	RW
PRT5GS	15	RW		56		ASC21CR1 ASC21CR2	95	RW	I2C CFG	D5	RW
PRT5DM2	16	RW		56 57		ASC21CR2 ASC21CR3	96 97	RW	I2C_CFG	D6 D7	RW #
PRISDIVIZ	17	RVV		58		ASUZICRS	97	RVV	120_30R	D7 D8	# RW
				59							
	19						99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
007700	1B	514		5B			9B		INT_CLR1	DB	RW
PRT7DR	1C	RW		5C			9C		INT_CLR2	DC	RW
PRT7IE	1D	RW		5D			9D		INT_CLR3	DD	RW
PRT7GS	1E	RW		5E			9E		INT_MSK3	DE	RW
PRT7DM2	1F	RW		5F			9F		INT_MSK2	DF	RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUXCFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W
DCB02DR2	2A	RW		6A		MUL1_DH	AA	R	MUL0_DH	EA	R
DCB02CR0	2B	#		6B		MUL1_DL	AB	R	MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW	ACC1_DR1	AC	RW	ACC0_DR1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW	ACC1_DR0	AD	RW	ACC0_DR0	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1_DR2	AF	RW	ACC0_DR2	EF	RW
	30		ACB00CR3	70	RW	RDIORI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	<u> </u>
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	<u> </u>
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	<u> </u>
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	t
	37		ACB01CR2	70	RW		B0 B7		CPU F	F7	RL
	38			78			B8		<u>.</u> .	F8	
	39			78			B0 B9			F8	
	39 3A			79 7A			B9 BA			FA	<u> </u>
	3B			7A 7B			BB			FA	ł
	3B 3C						BB			FB	<u> </u>
	30			7C							RW
	20										
	3D 3E			7D 7E			BD BE		DAC_D CPU SCR1	FD FE	#

Blank fields are Reserved and should not be accessed.

Access is bit specific.



Register Map Bank 1 Table: Configuration Space

-			Connyura								
Name	Addr (1,Hex)		Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			CB	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
PRT4DM0	10	RW		50			90		GDI_O_IN	D0	RW
PRT4DM1	11	RW		51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW		52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW		54		ASC21CR0	94	RW	0	D4	
PRT5DM1	15	RW		55		ASC21CR1	95	RW		D5	
PRT5IC0	16	RW		56	<u></u>	ASC21CR2	96	RW		D5 D6	
PRT5IC1	10	RW		57		ASC21CR2	90	RW		D0 D7	
11(15)01	18	1.00		58		70021010	98	IWV	MUX CR0	D8	RW
	19			59			99		MUX CR1	D9	RW
	13 1A			59 5A		-	99 9A		MUX_CR2	DŞ	RW
	1B			5A 5B			9B		MUX_CR3	DA	RW
PRT7DM0		RW		5D 5C			9B 9C		WOX_CR3	DB	L M M
	1C 1D	RW		50 5D			9C 9D		000 00 FN	DD	
PRT7DM1									OSC_GO_EN		RW
PRT7IC0	1E	RW		5E			9E		OSC_CR4	DE	RW
PRT7IC1	1F	RW		5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_EN	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5			E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC		MUX_CR4	EC	RW
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD		MUX_CR5	ED	RW
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30		ACB00CR3	70	RW	RDIORI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B	1		7B			BB			FB	1
	3C			7C			BC			FC	
	00			-			-				
				7D			BD		DAC CR	FD	RW
	3D 3E			7D 7E			BD BE		DAC_CR CPU SCR1	FD FE	RW #



Electrical Specifications

This section presents the DC and AC electrical specifications of the automotive CY8C24x94 PSoC device family. For the most up to date electrical specifications, confirm that you have the most recent datasheet by visiting http://www.cypress.com. Specifications are valid for -40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted.




Figure 4. Voltage versus CPU Frequency



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 3. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Time spent in storage at a temperature greater than 65 °C counts toward the Flash _{DR} electrical specification in Table 16 on page 26.
T _{BAKETEMP}	Bake temperature	-	125	See package label	°C	-
t _{BAKETIME}	Bake time	See package label	Ι	72	Hours	_
T _A	Ambient temperature with power applied	-40	-	+85	°C	_
V _{DD}	Supply voltage on V_{DD} relative to V_{SS}	-0.5	_	+6.0	V	_
V _{IO}	DC input voltage	$V_{SS} - 0.5$	Ι	V _{DD} + 0.5	V	_
V _{IO2}	DC voltage applied to tri-state	$V_{SS} - 0.5$	Ι	V _{DD} + 0.5	V	_
I _{MIO}	Maximum current into any port pin	-25		+50	mA	_
I _{MAIO}	Maximum current into any port pin configured as analog driver	-50	-	+50	mA	-
ESD	Electrostatic discharge voltage	2000	-	-	V	Human Body Model ESD.
LU	Latch-up current	_	_	200	mA	_

Operating Temperature

Table 4. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient temperature	-40	-	+85	°C	-
TJ	Junction temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See Table 28 on page 35. The user must limit the power consumption to comply with this requirement.



DC Electrical Characteristics

DC Chip Level Specifications

Table 5 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C $\leq T_A \leq 85$ °C, or 3.0 V to 3.6 V and –40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 5. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DD}	Supply voltage	3.0	_	5.25	V	See DC POR and LVD specifications, Table 15 on page 25.
I _{DD5}	Supply current, IMO = 24 MHz, V _{DD} = 5 V	_	14	27	mA	Conditions are V_{DD} = 5.0 V, T_A = 25 °C, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, Analog power = off.
I _{DD3}	Supply current, IMO = 24 MHz, V _{DD} = 3.3 V	_	8	14	mA	Conditions are V_{DD} = 3.3 V, T_A = 25 °C, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.367 kHz, Analog power = off.
I _{SB}	Sleep ^[5] (mode) current with POR, LVD, sleep timer, and WDT. ^[6]	_	3	6.5	μA	Conditions are with ILO active, V_{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C, Analog power = off.
I _{SBH}	Sleep (mode) current with POR, LVD, sleep timer, and WDT at high temperature. ^[6]	_	4	25	μA	Conditions are with ILO active, V_{DD} = 3.3 V, 55 °C < T _A \leq 85 °C, Analog power = off.

Notes

5. Errata: When the device is operating at 4.75 V to 5.25 V and the 3.3 V regulator is enabled, a short low pulse may be created on the DP signal line during device wake-up. The 15-20 µs low pulse of the DP line may be interpreted by the host computer as a deattach or the beginning of a wake-up. More details in "Errata" on page 46.
 6. Standby current includes all functions (POR, LVD, WDT, sleep timer) needed for reliable system operation. This should be compared with devices that have similar functions enabled.



DC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 6. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	-
R _{PD}	Pull-down resistor	4	5.6	8	kΩ	Also applies to the internal pull-down resistor on the XRES pin
V _{OH}	High output level	V _{DD} – 1.0	_	_	V	I_{OH} = 10 mA, V_{DD} = 4.75 V to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I_{OH} budget.
V _{OL}	Low output level	_	_	0.75	V	I_{OL} = 25 mA, V_{DD} = 4.75 V to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 200 mA maximum combined I_{OL} budget.
I _{OH}	High level source current	10	-	_	mA	$V_{OH} \ge V_{DD} - 1.0$ V, see the limitations of the total current in the note for V_{OH} .
I _{OL}	Low level sink current	25	-	-	mA	$V_{OL} \le 0.75$ V, see the limitations of the total current in the note for V_{OL} .
V _{IL}	Input low level	-	_	0.8	V	V _{DD} = 3.0 V to 5.25 V.
V _{IH}	Input high level	2.1	_	—	V	V _{DD} = 3.0 V to 5.25 V.
V _H	Input hysteresis	-	60	—	mV	-
IIL	Input leakage (absolute value)	-	1	-	nA	Gross tested to 1 µA.
C _{IN}	Capacitive load on pins as input	-	3.5	10	pF	Package and pin dependent. T _A = 25 °C.
C _{OUT}	Capacitive load on pins as output	-	3.5	10	pF	Package and pin dependent. $T_A = 25 \text{ °C}$.



DC Operational Amplifier Specifications

Table 7 and Table 8 on page 17 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time (CT) PSoC blocks and the Analog Switched Capacitor (SC) PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.

Table 7. 5-V DC Operational Am	plifier Specifications
--------------------------------	------------------------

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high		1.6 1.3 1.2	10 8 7.5	mV mV mV	_
TCV _{OSOA}	Average input offset voltage Drift	_	7.0	35.0	μV/°C	-
I _{EBOA}	Input leakage current (Port 0 Analog Pins)	_	20	-	pА	Gross tested to 1 µA.
C _{INOA}	Input capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. $T_A = 25 ^{\circ}C$.
V _{CMOA}	Common Mode Voltage Range All cases, except highest Power = high, Opamp bias = high	0.0 0.5		V _{DD} V _{DD} – 0.5	V V	The common-mode input voltage range is measured through an analog output buffer. The specifi- cation includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	60 60 80		_ _ _	dB dB dB	Specification is applicable at high power. For all other bias modes (except high power, high Opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	V _{DD} – 0.2 V _{DD} – 0.2 V _{DD} – 0.5		- - -	V V V	_
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high			0.2 0.2 0.5	V V V	_
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high		400 500 800 1200 2400 4600	800 900 1000 1600 3200 6400	μΑ μΑ μΑ μΑ	_
PSRR _{OA}	Supply voltage rejection ratio	65	80	_	dB	$ \begin{array}{l} V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25 \text{ V}) \text{ or } (V_{DD} \\ -1.25 \text{ V}) \leq V_{IN} \leq V_{DD}. \end{array} $



Table 8. 3.3-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high		1.65 1.32 –	10 8 -	mV mV mV	Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation
TCV _{OSOA}	Average input offset voltage drift	_	7.0	35.0	μV/°C	
I _{EBOA}	Input leakage current (Port 0 analog pins)	-	20	-	pА	Gross tested to 1 µA.
C _{INOA}	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. T _A = 25 °C.
V _{CMOA}	Common mode voltage range	0.2	_	V _{DD} – 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	60 60 80		- - -	dB dB dB	Specification is applicable at low Opamp bias. For high Opamp bias mode (except high power, high Opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.2$		- - -	V V V	_
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low			0.2 0.2 0.2	V V V	_
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	400 500 800 1200 2400 –	800 900 1000 1600 3200 -	μΑ μΑ μΑ μΑ μΑ	Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation
PSRR _{OA}	Supply voltage rejection ratio	65	80	-	dB	$V_{SS} \leq V_{IN} \leq (V_{DD}-2.25) \text{ or } \\ (V_{DD}-1.25 \text{ V}) \leq V_{IN} \leq V_{DD}$

DC Low Power Comparator Specifications

Table 9 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C $\leq T_A \leq 85$ °C, or 3.0 V to 3.6 V and –40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 9.	DC Low	Power	Comparator	Specifications
----------	--------	-------	------------	----------------

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	_	V _{DD} – 1.0	V	-
I _{SLPC}	LPC supply current	-	10	55	μA	-
V _{OSLPC}	LPC voltage offset	-	2.5	55	mV	-



DC Analog Output Buffer Specifications

Table 10 and Table 11 on page 19 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 10. 5-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input offset voltage (absolute value)	_	3	12	mV	_
TCV _{OSOB}	Average input offset voltage drift	_	+6	-	µV/°C	_
V _{CMOB}	Common mode input voltage range	0.5	_	V _{DD} – 1.0	V	_
	Output resistance					
R _{OUTOB}	Power = low	-	0.6	-	Ω	-
	Power = high	_	0.6	-	Ω	
V _{OHIGHOB}	High output voltage swing (load = 32Ω to V _{DD} /2)					_
OFIIOHOD	Power = low	0.5 × V _{DD} + 1.1	-	-	V	
	Power = high	0.5 × V _{DD} + 1.1	_	-	V	
	Low output voltage swing (load = 32Ω to V _{DD} /2)				V	_
OLOWOD	Power = low	-	-	- 0.5 × V _{DD} $-$ 1.3		
	Power = high	_	-	0.5 × V _{DD} – 1.3	V	
	Supply current including opamp bias cell (no load)					
SOB	Power = low	-	1.1	5.1	mA	_
V _{OLOWOB} Low oL (load = Power Power I _{SOB} Supply bias ce Power Power	Power = high	_	2.6	8.8	mA	
PSRR _{OB}	Supply voltage rejection ratio	53	64	-	dB	$(0.5 \times V_{DD} - 1.3) \le V_{OUT} \le (V_{DD} - 2.3).$
CL	Load capacitance	_	_	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.



Table 11. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input offset voltage (absolute value)	_	3	12	mV	_
TCV _{OSOB}	Average input offset voltage drift	-	+6	-	µV/°C	-
V _{CMOB}	Common mode input voltage range	it voltage range 0.5 –		V _{DD} – 1.0	V	-
	Output resistance					
R _{OUTOB}	Power = low	-	1	-	Ω	_
	Power = high	_	1	-	Ω	
	High output voltage swing (load = 1 K Ω to V _{DD} /2)					
V _{OHIGHOB}	Power = low	0.5 × V _{DD} + 1.0	_	-	V	_
	Power = high	0.5 × V _{DD} + 1.0	_	-	V	
V	Low output voltage swing (load = 1 K Ω to V _{DD} /2)					
V _{OLOWOB}	Power = low	-	-	0.5 × V _{DD} – 1.0	V	-
	Power = high	-	_	$0.5 \times V_{DD} - 1.0$	V	
	Supply current including opamp bias cell (no load)					
I _{SOB}	Power = low	-	0.8	2.0	mA	—
	Power = high	-	2.0	4.3	mA	
PSRR _{OB}	Supply voltage rejection ratio	34	64	_	dB	$(0.5 \times V_{DD} - 1.0) \le V_{OUT} \le (0.5 \times V_{DD} + 0.9).$
CL	Load capacitance	_	-	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.



DC Analog Reference Specifications

Table 12 and Table 13 on page 23 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C. These are for design guidance only.

The guaranteed specifications for RefHI and RefLO are measured through the analog continuous time PSoC blocks. The power levels for RefHI and RefLO refer to the analog reference control register. AGND is measured at P2[4] in AGND bypass mode. Each analog continuous time PSoC block adds a maximum of 10 mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
	DefDewer - high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.229	V _{DD} /2 + 1.290	V _{DD} /2 + 1.346	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.038	V _{DD} /2	$V_{DD}/2 + 0.040$	V
	opanip side ingri	V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.356	V _{DD} /2 – 1.295	V _{DD} /2 – 1.218	V
	RefPower = high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.220	V _{DD} /2 + 1.292	V _{DD} /2 + 1.348	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.036	V _{DD} /2	$V_{DD}/2 + 0.036$	V
0b000		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.357	V _{DD} /2 – 1.297	V _{DD} /2 – 1.225	V
00000	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.221	V _{DD} /2 + 1.293	V _{DD} /2 + 1.351	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.036	V _{DD} /2	$V_{DD}/2 + 0.036$	V
	opanip side ingri	V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.357	V _{DD} /2 – 1.298	V _{DD} /2 – 1.228	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.219	V _{DD} /2 + 1.293	V _{DD} /2 + 1.353	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.037	V _{DD} /2 - 0.001	$V_{DD}/2 + 0.036$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.359	V _{DD} /2 – 1.299	V _{DD} /2 – 1.229	V
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.092	P2[4]+P2[6]- 0.011	P2[4]+P2[6]+ 0.064	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.031	P2[4]-P2[6]+ 0.007	P2[4]-P2[6]+ 0.056	V
		V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.078	P2[4]+P2[6]- 0.008	P2[4]+P2[6]+ 0.063	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
0b001		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.031	P2[4]-P2[6]+ 0.004	P2[4]-P2[6]+ 0.043	V
10000		V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.073	P2[4]+P2[6]- 0.006	P2[4]+P2[6]+ 0.062	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
	opanip blad migh	V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.032	P2[4]-P2[6]+ 0.003	P2[4]-P2[6]+ 0.038	V
		V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.073	P2[4]+P2[6]- 0.006	P2[4]+P2[6]+ 0.062	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.034	P2[4]-P2[6]+ 0.002	P2[4]-P2[6]+ 0.037	V

Table 12. 5-V DC Analog Reference Specifications



Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Units
	DofDowor - high	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.037	V _{DD} – 0.007	V _{DD}	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.036	$V_{DD}/2 - 0.001$	$V_{DD}/2 + 0.036$	V
	opanip side ingri	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.029	V
	DefDeurer – hieh	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.034	V _{DD} – 0.006	V _{DD}	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.036$	$V_{DD}/2 - 0.001$	V _{DD} /2 + 0.035	V
0b010		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.024	V
01000		V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.032	V _{DD} – 0.005	V _{DD}	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.036$	$V_{DD}/2 - 0.001$	V _{DD} /2 + 0.035	V
	oparitp blad might	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.022	V
		V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.031	V _{DD} – 0.005	V _{DD}	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.037	$V_{DD}/2 - 0.001$	V _{DD} /2 + 0.035	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.020	V
		V _{REFHI}	Ref High	3 × Bandgap	3.760	3.884	4.006	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	2 × Bandgap	2.522	2.593	2.669	V
	Opamp bias – nigh	V _{REFLO}	Ref Low	Bandgap	1.252	1.299	1.342	V
		V _{REFHI}	Ref High	3 × Bandgap	3.766	3.887	4.010	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.523	2.594	2.670	V
0b011	V _{REFLO}	Ref Low	Bandgap	1.252	1.297	1.342	V	
TTUDU		V _{REFHI}	Ref High	3 × Bandgap	3.769	3.888	4.013	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	2 × Bandgap	2.523	2.594	2.671	V
	Opartip blas – high	V _{REFLO}	Ref Low	Bandgap	1.251	1.296	1.343	V
		V _{REFHI}	Ref High	3 × Bandgap	3.769	3.889	4.015	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.523	2.595	2.671	V
	Opartip blas – low	V _{REFLO}	Ref Low	Bandgap	1.251	1.296	D1 $V_{DD}/2 + 0.036$ 5 $V_{SS} + 0.029$ 6 V_{DD} 01 $V_{DD}/2 + 0.035$ 3 $V_{SS} + 0.024$ 5 V_{DD} 01 $V_{DD}/2 + 0.035$ 3 $V_{SS} + 0.022$ 5 V_{DD} 01 $V_{DD}/2 + 0.035$ 3 $V_{SS} + 0.022$ 5 V_{DD} 01 $V_{DD}/2 + 0.035$ 3 $V_{SS} + 0.020$ 4.006 2.669 1.342 4.006 2.669 1.342 4.010 2.670 1.342 4.013 2.671 1.343 4.015 2.671 1.343 4.015 2.669 2.669 6] 2.676 - P2[6] 6] 2.675 - P2[6] 6] 2.685 + P2[6]	V
		V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.483 + P2[6]	2.582 + P2[6]	2.674 + P2[6]	V
	RefPower = high	V _{AGND}	AGND	2 × Bandgap	2.522	2.593	2.669	V
	Opamp bias = high	V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.524 – P2[6]	2.600 – P2[6]	2.676 – P2[6]	V
	DefDewer – high	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.490 + P2[6]	2.586 + P2[6]	2.679 + P2[6]	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.523	2.594	2.669	V
0b100		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.523 – P2[6]	2.598 – P2[6]	2.675 – P2[6]	V
00100		V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.493 + P2[6]	2.588 + P2[6]	2.682 + P2[6]	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	2 × Bandgap	2.523	2.594	2.670	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.523 – P2[6]	2.597 – P2[6]	2.675 – P2[6]	V
	DofDowor - modium	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.494 + P2[6]	2.589 + P2[6]	2.685 + P2[6]	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.523	2.595	2.671	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.522 – P2[6]	2.596 – P2[6]	2.676 – P2[6]	V

Table 12. 5-V DC Analog Reference Specifications (continued)



$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
$0b101 \qquad $			V _{REFHI}	Ref High		P2[4] + 1.218	P2[4] + 1.291	P2[4] + 1.354	V
$0b101 \\ \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		-	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
$0b101 \qquad $		opanip side mign	V _{REFLO}	Ref Low		P2[4] – 1.335	P2[4] – 1.294	P2[4] – 1.237	V
$0b101 \qquad $			V _{REFHI}	Ref High		P2[4] + 1.221	P2[4] + 1.293	P2[4] + 1.358	V
$0b101 \qquad $		-	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	05101		V _{REFLO}	Ref Low		P2[4] – 1.337	P2[4] – 1.297	P2[4] – 1.243	V
Opamp bias = high V _{AGND} AGND P2[4] P2[4] <td>00101</td> <td></td> <td>V_{REFHI}</td> <td>Ref High</td> <td></td> <td>P2[4] + 1.222</td> <td>P2[4] + 1.294</td> <td>P2[4] + 1.360</td> <td>V</td>	00101		V _{REFHI}	Ref High		P2[4] + 1.222	P2[4] + 1.294	P2[4] + 1.360	V
V Ref Low $P2[4] - Bandgap$ (P2[4] = V _{DD} /2) P2[4] - 1.338 P2[4] - 1.298 P2[4] - 1.245 V PefPower = medium V Ref High $P2[4] + Bandgap$ (P2[4] = V _{DD} /2) P2[4] + 1.221 P2[4] + 1.294 P2[4] + 1.362 V			V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
PefPower = medium $(P2[4] = V_{DD}/2)$ $P2[4] + 1.221$ $P2[4] + 1.294$ $P2[4] + 1.302$ V		opanip sido mign		Ref Low		P2[4] – 1.338	P2[4] – 1.298	P2[4] – 1.245	V
		DefDeuren - medium	V _{REFHI}	Ref High		P2[4] + 1.221	P2[4] + 1.294	P2[4] + 1.362	V
RefPower = medium Opamp bias = lowV_{AGND}AGNDP2[4]P2[4]P2[4]P2[4]P2[4]		Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
$V_{\text{REFLO}} \text{Ref Low} \begin{array}{c} P2[4] - Bandgap \\ (P2[4] = V_{\text{DD}}/2) \end{array} P2[4] - 1.340 P2[4] - 1.298 P2[4] - 1.245 V$			V _{REFLO}	Ref Low		P2[4] – 1.340	P2[4] – 1.298	P2[4] – 1.245	V
DefDewer = high V _{REFHI} Ref High 2 × Bandgap 2.513 2.593 2.672 V		DofDowor - high	V _{REFHI}	Ref High	2 × Bandgap	2.513	2.593	2.672	V
Opamp bias = high VAGND AGND Bandgap 1.264 1.302 1.340 V		RefPower = high Opamp bias = high	V _{AGND}	AGND	Bandgap	1.264	1.302	1.340	
V _{REFLO} Ref Low V _{SS} V _{SS} V _{SS} + 0.008 V _{SS} + 0.038 V			V _{REFLO}						
RefPower = high V _{REFHI} Ref High 2 × Bandgap 2.514 2.593 2.674 V		RefPower = high	V _{REFHI}	Ref High	2 × Bandgap		2.593		
Opamp bias = low VAGND AGND Bandgap 1.264 1.301 1.340 V		-	V _{AGND}	AGND	Bandgap		1.301	1.340	V
0b110 V _{REFLO} Ref Low V _{SS} V _{SS} + 0.005 V _{SS} + 0.028 V	0h110		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.028	V
V _{RFFHI} Ref High 2 × Bandgap 2.514 2.593 2.676 V	00110	DofDowor - modium	V _{REFHI}	Ref High	2 × Bandgap	2.514	2.593	2.676	V
RefPower = medium Opamp bias = highVagNDAGNDBandgap1.2641.3011.340V			V _{AGND}	AGND	Bandgap	1.264	1.301	1.340	V
$V_{\text{REFLO}} \text{Ref Low} V_{\text{SS}} V_{\text{SS}} V_{\text{SS}} + 0.004 V_{\text{SS}} + 0.024 V$		opamp sido migri	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.024	V
V _{REFHI} Ref High 2 × Bandgap 2.514 2.593 2.677 V			V _{REFHI}	Ref High	2 × Bandgap	2.514	2.593	2.677	V
RefPower = medium Opamp bias = lowVagNDAGNDBandgap1.2641.3001.340V			V _{AGND}	AGND	Bandgap	1.264	1.300	1.340	V
$\frac{V_{\text{REFLO}}}{V_{\text{REFLO}}} \text{Ref Low} V_{\text{SS}} V_{\text{SS}} V_{\text{SS}} + 0.003 V_{\text{SS}} + 0.021 V$		opump side low	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.021	V
VREFHI Ref High 3.2 × Bandgap 4.028 4.144 4.242 V			V _{REFHI}	Ref High	3.2 × Bandgap	4.028	4.144	4.242	V
RefPower = high Opamp bias = highVagNDAGND1.6 × Bandgap2.0282.0762.125V		-	V _{AGND}	AGND	1.6 × Bandgap	2.028	2.076	2.125	V
$\frac{V_{\text{REFLO}}}{V_{\text{REFLO}}} \text{Ref Low} V_{\text{SS}} V_{\text{SS}} V_{\text{SS}} + 0.008 V_{\text{SS}} + 0.034 V$		Opamp bias – high		Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.008	V _{SS} + 0.034	V
V _{REFHI} Ref High 3.2 × Bandgap 4.032 4.142 4.245 V		D D D D D D D D D D		Ref High	3.2 × Bandgap	4.032	4.142	4.245	V
RefPower = high Opamp bias = lowNet IIIOOVAGNDAGND1.6 × Bandgap2.0292.0762.126		-		AGND	1.6 × Bandgap	2.029	2.076	2.126	V
Vac	06111			Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.025	V
V _{REEHI} Ref High 3.2 × Bandgap 4.034 4.143 4.247 V				Ref High	3.2 × Bandgap	4.034	4.143	4.247	V
RefPower = medium Opamp bias = highVacuum AGNDAGND1.6 × Bandgap2.0292.0762.126V				AGND	1.6 × Bandgap	2.029	2.076	2.126	V
$\frac{V_{\text{REFLO}}}{V_{\text{REFLO}}} \text{Ref Low} V_{\text{SS}} V_{\text{SS}} V_{\text{SS}} + 0.004 V_{\text{SS}} + 0.021 V$				Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.021	V
V _{REEHI} Ref High 3.2 × Bandgap 4.036 4.144 4.249 V				Ref High			4.144		V
RefPower = medium Opamp bias = lowVacuum AGNDAGND1.6 × Bandgap2.0292.0762.126V				AGND	1.6 × Bandgap	2.029	2.076	2.126	V
$\frac{V_{\text{REFLO}}}{V_{\text{REFLO}}} \text{Ref Low} V_{\text{SS}} V_{\text{SS}} V_{\text{SS}} + 0.003 V_{\text{SS}} + 0.019 V$				Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.019	V

Table 12. 5-V DC Analog Reference Specifications (continued)



Table 13. 3.3-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
	DefDeuren – hinh	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.200	V _{DD} /2 + 1.290	V _{DD} /2 + 1.365	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.030$	V _{DD} /2	V _{DD} /2 + 0.034	V
	opamp black might	V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.346	V _{DD} /2 - 1.292	V _{DD} /2 – 1.208	V
	RefPower = high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.196	$V_{DD}/2 + 1.292$	$V_{DD}/2 + 1.374$	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.029	V _{DD} /2	$V_{DD}/2 + 0.031$	V
0b000	- p	V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.349	V _{DD} /2 – 1.295	V _{DD} /2 – 1.227	V
00000	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.204	V _{DD} /2 + 1.293	V _{DD} /2 + 1.369	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.030	V _{DD} /2	$V_{DD}/2 + 0.030$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.351	V _{DD} /2 – 1.297	V _{DD} /2 – 1.229	V
	DofDowor - modium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.189	$V_{DD}/2 + 1.294$	V _{DD} /2 + 1.384	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.032	V _{DD} /2	$V_{DD}/2 + 0.029$	V
	opamp side ion	V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.353	V _{DD} /2 – 1.297	V _{DD} /2 – 1.230	V
		V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.105	P2[4]+P2[6]- 0.008	P2[4] + P2[6] + 0.095	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.035	P2[4]-P2[6]+ 0.006	P2[4]-P2[6]+ 0.053	V
	RefPower = high	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.094	P2[4]+P2[6]- 0.005	P2[4]+P2[6]+ 0.073	V
	Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
06001 -		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.033	P2[4]-P2[6]+ 0.002	P2[4]-P2[6]+ 0.042	V
00001	RefPower = medium	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.094	P2[4]+P2[6]- 0.003	P2[4]+P2[6]+ 0.075	V
	Opamp bias = high	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
	opanip blad migh	V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.035	P2[4] – P2[6]	P2[4]-P2[6]+ 0.038	V
	DefDewer - medium	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.095	P2[4]+P2[6]- 0.003	P2[4]+P2[6]+ 0.080	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.038	P2[4] – P2[6]	P2[4]-P2[6]+ 0.038	V
	DefDewer - bish	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.119	V _{DD} – 0.005	V _{DD}	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.028$	V _{DD} /2	$V_{DD}/2 + 0.029$	V
	opamp black high	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.022	V
	DefDeurer – hinh	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.131	V _{DD} - 0.004	V _{DD}	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.028$	V _{DD} /2	$V_{DD}/2 + 0.028$	V
0b010		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.021	V
00010	RefPower = medium	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.111	V _{DD} – 0.003	V _{DD}	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.029	V _{DD} /2	$V_{DD}/2 + 0.028$	V
	- parrie and might	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.002	V _{SS} + 0.017	V
	DefDouror - medium	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.128	V _{DD} – 0.003	V _{DD}	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.029$	V _{DD} /2	$V_{DD}/2 + 0.029$	V
	- 1	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.002	V _{SS} + 0.019	V



Table 13. 3.3-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b011	All power settings. Not allowed for 3.3 V.	-	-	-	_	-	-	-
0b100	All power settings. Not allowed for 3.3 V.	-	-	-	_	-	-	-
		V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.214	P2[4] + 1.291	P2[4] + 1.359	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
	Opamp blas – nigh	V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.335	P2[4] – 1.292	P2[4] – 1.200	V
		V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.219	P2[4] + 1.293	P2[4] + 1.357	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
0b101		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.335	P2[4] – 1.295	P2[4] – 1.243	V
00101	RefPower = medium	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.222	P2[4] + 1.294	P2[4] + 1.356	V
	Opamp bias = high	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.337	P2[4] – 1.296	P2[4] – 1.244	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.224	P2[4] + 1.295	P2[4] + 1.355	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.339	P2[4] – 1.297	P2[4] – 1.244	V
		V _{REFHI}	Ref High	2 × Bandgap	2.510	2.595	2.655	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	Bandgap	1.276	1.301	1.332	V
	opamp bias – nigh	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.031	V
	DefDewer - hish	V _{REFHI}	Ref High	2 × Bandgap	2.513	2.594	2.656	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	Bandgap	1.275	1.301	1.331	V
0b110		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.021	V
00110		V _{REFHI}	Ref High	2 × Bandgap	2.516	2.595	2.657	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	Bandgap	1.275	1.301	1.331	V
	e partipisto ingli	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.017	V
	DofDower - modium	V _{REFHI}	Ref High	2 × Bandgap	2.520	2.595	2.658	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	Bandgap	1.275	1.300	1.331	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.002	V _{SS} + 0.015	V
0b111	All power settings. Not allowed for 3.3 V.	_	-	-	_	_	-	_



DC Analog PSoC Block Specifications

Table 14 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 14. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor unit value (continuous time)	-	12.2	-	kΩ	-
C _{SC}	Capacitor unit value (switched capacitor)	-	80	_	fF	-

DC POR and LVD Specifications

Table 15 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 $^{\circ}C \leq$ $T_A \le 85 \text{ °C}$, or 3.0 V to 3.6 V and -40 °C $\le T_A \le 85 \text{ °C}$, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

Note The bits PORLEV and VM in the table below refer to bits in the VLT_CR register. See the PSoC Technical Reference Manual for more information on the VLT_CR register.

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PPOR0} [7] V _{PPOR1} [7] V _{PPOR2} [7]	V _{DD} Value for PPOR Trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_ _ _	2.82 4.39 4.55	- - -	V V V	V_{DD} must be greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from watchdog.
V _{PH0} V _{PH1} V _{PH2}	PPOR Hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_ _ _	92 0 0	- - -	mV mV mV	_
V _{LVD0} V _{LVD1} V _{LVD2} V _{LVD3} V _{LVD4} V _{LVD5} V _{LVD6} V _{LVD7}	$\begin{array}{l} V_{DD} \mbox{ Value for LVD Trip} \\ VM[2:0] = 000b \\ VM[2:0] = 001b \\ VM[2:0] = 010b \\ VM[2:0] = 011b \\ VM[2:0] = 100b \\ VM[2:0] = 101b \\ VM[2:0] = 110b \\ VM[2:0] = 111b \end{array}$	2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72	2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81	$\begin{array}{c} 3.02^{[8]}\\ 3.12\\ 3.24\\ 4.12\\ 4.62\\ 4.78^{[9]}\\ 4.87\\ 4.96\end{array}$	V V V V V V V	_

Table 15. DC POR and LVD Specifications

Notes

- Firata: When V_{DD} of the device is pulled below ground just before power on, the first read from each 8K Flash page may be corrupted. This issue does not affect Flash page 0 because it is the selected page upon reset. More details in "Errata" on page 46.
 Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.
 Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



DC Programming Specifications

Table 16 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C ≤ T_A ≤ 85 °C, or 3.0 V to 3.6 V and –40 °C ≤ T_A ≤ 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 16. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DDP}	V_{DD} for programming and erase	4.5	5.0	5.5	v	This specification applies to the functional requirements of external programmer tools
V _{DDLV}	Low V _{DD} for verify	3.0	3.1	3.2	v	This specification applies to the functional requirements of external programmer tools
V _{DDHV}	High V_{DD} for verify	5.1	5.2	5.3	v	This specification applies to the functional requirements of external programmer tools
V _{DDIWRITE}	Supply voltage for flash write operation	3.0	-	5.25	v	This specification applies to this device when it is executing internal flash writes
I _{DDP}	Supply current during programming or verify	-	15	30	mA	-
V _{ILP}	Input low voltage during programming or verify	-	-	0.8	V	-
V _{IHP}	Input high voltage during programming or verify	2.1	-	-	V	-
I _{ILP}	Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify	-	-	0.2	mA	Driving internal pull-down resistor.
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	-	Ι	1.5	mA	Driving internal pull-down resistor.
V _{OLV}	Output low voltage during programming or verify	Ι	Ι	0.75	V	-
V _{OHV}	Output high voltage during programming or verify	V _{DD} – 1.0	-	V _{DD}	V	-
Flash _{ENPB}	Flash endurance (per block) ^[10, 11]	1,000	-	-	-	Erase/write cycles per block.
Flash _{ENT}	Flash endurance (total) ^[11, 12]	256,000	-	-	-	Erase/write cycles.
Flash _{DR}	Flash data retention ^[11]	10	_	_	Years	-

Notes

10. The erase/write cycle limit per block (Flash_{ENPB}) is only guaranteed if the device operates within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.

For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.
 The maximum total number of allowed erase/write cycles is the minimum Flash_{ENPB} value multiplied by the number of flash blocks in the device.



AC Electrical Characteristics

AC Chip-Level Specifications

Table 17 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C $\leq T_A \leq 85$ °C, or 3.0 V to 3.6 V and –40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 17.	AC Chip-Level	Specifications
-----------	---------------	----------------

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO245V}	IMO frequency for 24 MHz (5-V nominal)	23.04 ^[13]	24	24.96 ^[13]	MHz	Trimmed for 5 V operation using factory trim values.
F _{IMO243V}	IMO frequency for 24 MHz (3.3-V nominal)	22.08 ^[13]	24	25.92 ^[13]	MHz	Trimmed for 3.3 V operation using factory trim values.
F _{CPU1}	CPU frequency (5-V nominal)	0.090 ^[13]	24	24.96 ^[13]	MHz	SLIMO mode = 0.
F _{CPU2}	CPU frequency (3.3-V nominal)	0.086 ^[13]	12	12.96 ^[13]	MHz	SLIMO mode = 0.
F _{BLK5}	Digital PSoC block frequency (5-V nominal)	0	48	49.92 ^[13,14]	MHz	Refer to the AC Digital Block Specifications.
F _{BLK3}	Digital PSoC block frequency (3.3-V nominal)	0	24	25.92 ^[13,14]	MHz	Refer to the AC Digital Block Specifications.
F _{32K1}	ILO frequency	15	32	64	kHz	This specification applies when the ILO has been trimmed.
F _{32KU}	ILO untrimmed frequency	5	_	100	kHz	After a reset and before the M8C processor starts to execute, the ILO is not trimmed.
t _{XRST}	External reset pulse width	10	-	-	μs	-
DC24M	24-MHz duty cycle	40	50	60	%	-
DC _{ILO}	ILO duty cycle	20	50	80	%	-
Step24M	24-MHz trim step size	-	50	-	kHz	-
Fout48M	48-MHz output frequency	46.08 ^[13]	48	49.92 ^[13]	MHz	$4.75~V \leq V_{DD} \leq 5.25~V$
F _{MAX}	Maximum frequency of signal on row input or row output.	-	_	12.96 ^[13]	MHz	-
SR _{POWERUP}	Power supply slew rate	-	-	250	V/ms	V _{DD} slew rate during power-up.
t _{POWERUP}	Time between end of POR state and CPU code execution	-	16	100	ms	Power-up from 0 V
	24-MHz IMO cycle-to-cycle jitter (RMS)	_	200	1200	ps	-
t _{JIT_IMO} ^[15]	24-MHz IMO long term N cycle-to-cycle jitter (RMS)	-	900	6000	ps	N = 32
	24-MHz IMO period jitter (RMS)	-	200	900	ps	-

Notes

13. Accuracy derived from IMO with appropriate trim for V_{DD} range.

14. See the individual user module datasheets for information on maximum frequencies for user modules.

15. Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.




AC GPIO Specifications

Table 18 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C $\leq T_A \leq 85$ °C, or 3.0 V to 3.6 V and –40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 18. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO operating frequency	0	-	12.96 ^[16]	MHz	Normal Strong Mode
t _{RISEF}	Rise time, normal strong mode, Cload = 50 pF	3	-	18	ns	V_{DD} = 4.5 to 5.25 V, 10% to 90%
t _{FALLF}	Fall time, normal strong mode, Cload = 50 pF	2	I	18	ns	V_{DD} = 4.5 to 5.25 V, 10% to 90%
t _{RISES}	Rise time, slow strong mode, Cload = 50 pF	10	27	-	ns	V _{DD} = 3 to 5.25 V, 10% to 90%
t _{FALLS}	Fall time, slow strong mode, Cload = 50 pF	10	22	-	ns	V _{DD} = 3 to 5.25 V, 10% to 90%







AC Operational Amplifier Specifications

Table 19 and Table 20 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = high and Opamp bias = high is not supported at 3.3 V.

Table 19. 5-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
	Rising settling time from 80% of ΔV to 0.1% of ΔV				
	(10-pF load, unity gain)				
t _{ROA}	Power = low, Opamp bias = low	-	-	3.9	μs
	Power = medium, Opamp bias = high	-	_	0.72	μs
	Power = high, Opamp bias = high	_	_	0.62	μs
	Falling settling time from 20% of ΔV to 0.1% of ΔV				
	(10-pF load, unity gain)				
t _{SOA}	Power = low, Opamp bias = low	-	-	5.9	μs
	Power = medium, Opamp bias = high	-	-	0.92	μs
	Power = high, Opamp bias = high	_	_	0.72	μs
	Rising slew rate (20% to 80%) (10-pF load, unity gain)				
CD	Power = low, Opamp bias = low	0.15	-	-	V/µs
SR _{ROA}	Power = medium, Opamp bias = high	1.7	-	-	V/µs
	Power = high, Opamp bias = high	6.5	_	_	V/µs
	Falling slew rate (20% to 80%) (10-pF load, unity gain)				
CD	Power = low, Opamp bias = low	0.01	-	-	V/µs
SR _{FOA}	Power = medium, Opamp bias = high	0.5	-	-	V/µs
	Power = high, Opamp bias = high	4.0	_	_	V/µs
	Gain bandwidth product				
	Power = low, Opamp bias = low	0.75	_	_	MHz
BW _{OA}	Power = medium, Opamp bias = high	3.1	-	-	MHz
	Power = high, Opamp bias = high	5.4	-	-	MHz
E _{NOA}	Noise at 1 kHz (Power = medium, Opamp bias = high)	-	100	-	nV/rt-Hz

Table 20. 3.3-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
	Rising settling time from 80% of ΔV to 0.1% of ΔV				
t	(10-pF load, unity gain)				
t _{ROA}	Power = low, Opamp bias = low	-	-	3.92	μs
	Power = medium, Opamp bias = high	-	-	0.72	μs
	Falling settling time from 20% of ΔV to 0.1% of ΔV				
+	(10-pF load, unity gain)				
t _{SOA}	Power = low, Opamp bias = low	-	-	5.41	μs
	Power = medium, Opamp bias = high	-	-	0.72	μs
	Rising slew rate (20% to 80%) (10-pF load, unity gain)				
SR _{ROA}	Power = low, Opamp bias = low	0.31	-	-	V/µs
	Power = medium, Opamp bias = high	2.7	_	-	V/µs
	Falling slew rate (20% to 80%) (10-pF load, Unity Gain)				
SR _{FOA}	Power = low, Opamp bias = low	0.24	-	-	V/µs
	Power = medium, Opamp bias = high	1.8	-	-	V/µs
	Gain bandwidth product				
BW _{OA}	Power = low, Opamp bias = low	0.67	-	_	MHz
	Power = medium, Opamp bias = high	2.8	-	-	MHz
E _{NOA}	Noise at 1 kHz (Power = medium, Opamp bias = high)	-	100	-	nV/rt-Hz



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1-k Ω resistance and the external capacitor.




Figure 6. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 7. Typical Opamp Noise



AC Low Power Comparator Specifications

Table 21 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 21. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{RLPC}	LPC response time	-	_	50	μS	\geq 50 mV overdrive comparator reference set within V _{REFLPC} .

AC Digital Block Specifications

Table 22 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 $^{\circ}C \le T_A \le 85 \ ^{\circ}C$, or 3.0 V to 3.6 V and -40 $^{\circ}C \le T_A \le 85 \ ^{\circ}C$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}C$ and are for design guidance only.

Table 22. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
	Block input clock frequency					
All functions	$V_{DD} \ge 4.75 \text{ V}$	-	_	49.92 ^[17]	MHz	
	V _{DD} < 4.75 V	-	_	25.92 ^[17]	MHz	
	Input clock frequency					
	No capture, $V_{DD} \ge 4.75 V$	-	_	49.92 ^[17]	MHz	
Timer	No capture, V _{DD} < 4.75 V	-	-	25.92 ^[17]	MHz	
	With capture	_	_	25.92 ^[17]	MHz	
	Capture pulse width	50 ^[18]	-	-	ns	
	Input clock frequency					
	No enable input, $V_{DD} \ge 4.75 \text{ V}$	_	_	49.92 ^[17]	MHz	
Counter	No enable input, V _{DD} < 4.75 V	-	-	25.92 ^[17]	MHz	
	With enable input	-	-	25.92 ^[17]	MHz	
	Enable input pulse width	50 ^[18]	-	-	ns	
	Kill pulse width					
	Asynchronous restart mode	20	_	-	ns	
	Synchronous restart mode	50 ^[18]	_	-	ns	
Dead Band	Disable mode	50 ^[18]	_	-	ns	
	Input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	_	49.92 ^[17]	MHz	
	V _{DD} < 4.75 V	-	_	25.92 ^[17]	MHz	
	Input clock frequency					
CRCPRS (PRS Mode)	$V_{DD} \ge 4.75 \text{ V}$	_	_	49.92 ^[17]	MHz	
(11001000)	V _{DD} < 4.75 V	-	-	25.92 ^[17]	MHz	
CRCPRS (CRC Mode)	Input clock frequency	-	_	25.92 ^[17]	MHz	
SPIM	Input clock frequency	_	_	8.64 ^[17]	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	_	_	4.32 ^[17]	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_Negated between transmissions	50 ^[18]	_	-	ns	

Notes

Accuracy derived from IMO with appropriate trim for V_{DD} range.
 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



Function	Description	Min	Тур	Max	Units	Notes
	Input Clock Frequency					
Transmitter	$V_{DD} \ge 4.75$ V, 2 stop bits	_	_	49.92 ^[17]	MHz	The baud rate is equal to the input
Transmiller	$V_{DD} \ge 4.75$ V, 1 stop bit	_	_	25.92 ^[17]	MHz	clock frequency divided by 8.
	V _{DD} < 4.75 V	_	-	25.92 ^[17]	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input
	$V_{DD} \ge 4.75$ V, 2 stop bits	_	_	49.92 ^[17]	MHz	clock frequency divided by 8.
	$V_{DD} \ge 4.75$ V, 1 stop bit	_	-	25.92 ^[17]	MHz	
	V _{DD} < 4.75 V	-	-	25.92 ^[17]	MHz	

Table 22. AC Digital Block Specifications (continued)

AC External Clock Specifications

Table 23 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C $\leq T_A \leq 85$ °C, or 3.0 V to 3.6 V and –40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 23. AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency	0	-	24.24	MHz	-
-	High period	20.5	-	-	ns	-
-	Low period	20.5	-	-	ns	-
-	Power-up IMO to switch	150	-	-	μS	-

AC Analog Output Buffer Specifications

Table 24 and Table 25 on page 33 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 24. 5-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{ROB}	Rising settling time to 0.1%, 1-V step, 100-pF load Power = low Power = high		-	2.5 2.5	μs μs	-
t _{SOB}	Falling settling time to 0.1%, 1-V step, 100-pF load Power = low Power = high			2.2 2.2	μs μs	-
SR _{ROB}	Rising slew rate (20% to 80%), 1-V step, 100-pF load Power = low Power = high	0.65 0.65			V/μs V/μs	-
SR _{FOB}	Falling slew rate (80% to 20%), 1-V step, 100- pF load Power = low Power = high	0.65 0.65			V/μs V/μs	-
BW _{OBSS}	Small signal bandwidth, 20 mV _{pp} , 3-dB BW, 100-pF load Power = low Power = high	0.8 0.8			MHz MHz	-
BW _{OBLS}	Large signal bandwidth, 1 V _{pp} , 3-dB BW, 100-pF load Power = low Power = high	300 300			kHz kHz	_



Table 25. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{ROB}	Rising settling time to 0.1%, 1-V step, 100-pF load Power = low Power = high			3.8 3.8	μs μs	-
t _{SOB}	Falling settling time to 0.1%, 1-V step, 100-pF load Power = low Power = high			2.6 2.6	μs μs	-
SR _{ROB}	Rising slew rate (20% to 80%), 1-V step, 100-pF load Power = low Power = high	0.5 0.5			V/μs V/μs	-
SR _{FOB}	Falling slew rate (80% to 20%), 1-V step, 100-pF load Power = low Power = high	0.5 0.5			V/μs V/μs	-
BW _{OBSS}	Small signal bandwidth, 20 mV _{pp} , 3-dB BW, 100-pF load Power = low Power = high	0.7 0.7			MHz MHz	-
BW _{OBLS}	Large signal bandwidth, 1 V _{pp} , 3-dB BW, 100-pF load Power = low Power = high	200 200	-		kHz kHz	_

AC Programming Specifications

Table 26 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 26. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{RSCLK}	Rise time of SCLK	1	-	20	ns	-
t _{FSCLK}	Fall time of SCLK	1	-	20	ns	-
t _{SSCLK}	Data setup time to falling edge of SCLK	40	-	-	ns	-
t _{HSCLK}	Data hold time from falling edge of SCLK	40	-	-	ns	-
F _{SCLK}	Frequency of SCLK	0	-	8	MHz	-
t _{ERASEB}	Flash erase time (block)	-	10	40 ^[19]	ms	-
t _{WRITE}	Flash block write time	-	40	160 ^[19]	ms	-
t _{DSCLK}	Data out delay from falling edge of SCLK	-	-	45	ns	V _{DD} > 3.6 V
t _{DSCLK3}	Data out delay from falling edge of SCLK	-	-	50	ns	$3.0~V \leq V_{DD} \leq 3.6~V$
t _{PRGH}	Total flash block program time (t _{ERASEB} + t _{WRITE}), hot	-	_	100 ^[19]	ms	$T_J \ge 0 \ ^{\circ}C$
t _{PRGC}	Total flash block program time (t _{ERASEB} + t _{WRITE}), cold	-	-	200 ^[19]	ms	$T_J < 0 \ ^{\circ}C$

Note

19. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.




AC I²C Specifications

Table 27 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C $\leq T_A \leq 85$ °C, or 3.0 V to 3.6 V and –40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Symbol	Description		Standard Mode		Fast Mode		Notes
Symbol	Description	Min	Max	Min	Max	Units	Notes
F _{SCLI2C}	SCL clock frequency	0	100 ^[20]	0	400 ^[20]	kHz	-
t _{HDSTAI2C}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.		-	0.6	-	μs	-
t _{LOWI2C}	LOW period of the SCL clock	4.7	-	1.3	-	μS	-
t _{HIGHI2C}	HIGH period of the SCL clock	4.0	-	0.6	-	μS	-
t _{SUSTAI2C}	Setup time for a repeated START condition	4.7	-	0.6	-	μS	-
t _{HDDATI2C}	Data hold time	0	-	0	-	μS	-
t _{SUDATI2C}	Data setup time	250	-	100 ^[21]	-	ns	-
t _{SUSTOI2C}	Setup time for STOP condition	4.0	-	0.6	-	μS	-
t _{BUFI2C}	Bus free time between a stop and start condition	4.7	_	1.3	_	μS	-
t _{SPI2C}	Pulse width of spikes are suppressed by the input filter.		_	0	50	ns	-

Table 27. AC Characteristics of the I^2C SDA and SCL Pins for V_{DD}

Figure 8. Definition for Timing for Fast/Standard Mode on the I²C Bus



Notes


- 20. F_{SCLI2C} is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the F_{SCLI2C} specification adjusts accordingly.
- 21. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement $t_{SUDATI2C} \ge 250$ ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{max} + t_{SUDATI2C} = 1000 + 250 = 1250$ ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



Packaging Information

This section illustrates the package specification for the CY8C24x94 PSoC devices, along with the thermal impedance for the package and solder reflow peak temperatures.

Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at http://www.cypress.com.



Important Note

- For information on the preferred dimensions for mounting QFN packages, see the following application note, Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at http://www.amkor.com.
- Pinned vias for thermal conduction are not required for the low power PSoC device.

Thermal Impedances

Table 28. Thermal Impedance per Package

Package	Typical θ_{JA} [22]	Typical θ_{JC}
56-pin QFN ^[23]	19 °C/W	1.7 °C/W

Solder Reflow Specifications

Table 29 shows the solder reflow temperature limits that must not be exceeded.

Table 29. Solder Reflow Specifications

Package	Maximum Peak Temperature (T _C)	Maximum Time above T _C – 5 °C
56-pin QFN	260 °C	30 seconds

Notes

22. $T_J = T_A + Power \times \theta_{JA}$. 23. To achieve the thermal impedance specified for the QFN package, refer to the application notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at http://www.amkor.com.



Tape and Reel Information




Figure 10. 56-Pin (8 × 8 mm) QFN Carrier Tape Drawing

NOTES:

- (1). MEASURED FROM THE CENTERLINE OF SPROCKET HOLE TO CENTERLINE OF THE POCKET HOLE AND FROM THE CENTERLINE OF SPROCKET HOLE TO CENTERLINE OF THE POCKET.
 (2). CUMULATIVE TOLERANCE OF 10 SPROCKET HOLES IS ±0.20
- (3). THIS THICKNESS IS APPLICABLE AS MEASURE AT THE EDGE OF THE TAPE.
 4. MATERIAL:BLACK POLYSTYRFNF
- 5.
- THIS THICKNESS IS APPLIABLE AS MEASURE AT THE EUGE OF THE TAPE. MATERIAL:BLACK POLYSTYRENE DIMENSIONS ARE IN MILLIMETERS. ALLOWABLE CAMBER TO BE 1MM PER 100MM IN LENGTH, NON-CUMULATIVE OVER 250MM. UNLESS OTHERWISE SPECIFIED TOLERANCE ±0.10. 6. 7.
- (8). MEASUREMENT POINT TO BE 0.3 FROM BOTTOM POCKET.
- (9). Ko MEASUREMENT POINT SHOULD NOT BE REFERRED ON POCKET RIDGE.
 10. SURFACE RESISTIVITY FROM 10⁵ TO 10¹¹ OHMS/SQ

Table 30. Tape and Reel Specifications

Package	Cover Tape Width (mm)	Hub Size (inches)	Minimum Leading Empty Pockets	Minimum Trailing Empty Pockets	Standard Full Reel Quantity
56-Pin QFN	13.1	7	42	25	2000

51-51165 *C



Development Tool Selection

Software

PSoC Designer

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com and includes a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube unit
- 28-pin PDIP emulation pod for CY8C29466-24PXI
- 28-pin CY8C29466-24PXI PDIP PSoC device samples (two)
- PSoC Designer software CD
- ISSP cable
- MiniEval socket programming and evaluation board
- Backward compatibility cable (for connecting to legacy pods)

- Universal 110/220 power supply (12 V)
- European plug adapter
- USB 2.0 cable
- Getting Started Guide
- Development kit registration form

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started Guide
- USB 2.0 cable

CY3210-24X94 Evaluation Pod (EvalPod)

PSoC EvalPods are pods that connect to the ICE In-Circuit Emulator (CY3215-DK kit) to allow debugging capability. They can also function as a standalone device without debugging capability. The EvalPod has a 28-pin DIP footprint on the bottom for easy connection to development kits or other hardware. The top of the EvalPod has prototyping headers for easy connection to the device's pins. CY3210-24X94 provides evaluation of the CY8C24x94 PSoC device family.



Device Programmers

All device programmers can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

Accessories (Emulation and Programming)

Table 31. Emulation and Programming Accessories

CY3207ISSP In-System Serial Programmer (ISSP) The CY3207ISSP is a production programmer. It includes

protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Part #	Pin Package	Flex-Pod Kit ^[24]	Foot Kit ^[25]	Adapter ^[26]
CY8C24894-24LTXA	56-pin QFN	CY3250-24X94QFN	CY3250-56QFN-FK	AS-56-28-01ML-6

Notes

24. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

- 25. Foot kit includes surface mount feet that are soldered to the target PCB.
- 26. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are found at http://www.emulation.com.

Document Number: 001-53754 Rev. *J




Ordering Information

Table 32. CY8C24x94 PSoC Device's Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
56-pin (8 × 8 mm) QFN, SAWN	CY8C24894-24LTXA	16 K	1 K	–40 °C to +85 °C	4	6	49	47	2	Yes
56-pin (8 × 8 mm) QFN, SAWN (tape and reel)	CY8C24894-24LTXAT	16 K	1 K	–40 °C to +85 °C	4	6	49	47	2	Yes

Ordering Code Definitions







Acronyms

Table 33 lists the acronyms that are used in this document.

Table 33. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
ADC	analog-to-digital converter	PCB	printed circuit board
AEC	Automotive Electronics Council	PDIP	plastic dual in-line package
API	application programming interface	PLL	phase-locked loop
CPU	central processing unit	POR	power-on reset
CRC	cyclic redundancy check	PPOR	precision POR
СТ	continuous time	PSoC [®]	Programmable System-on-Chip
DAC	digital-to-analog converter	PWM	pulse-width modulator
DC	direct current or duty cycle	QFN	quad flat no leads
DTMF	dual-tone multi-frequency	RMS	root mean square
EEPROM	electrically erasable programmable read-only memory	SAR	successive approximation register
EXTCLK	external clock	SC	switched capacitor
GPIO	general purpose I/O	SCL / SCLK	serial clock
l ² C	inter-integrated circuit	SDA	serial data
ICE	in-circuit emulator	SLIMO	slow IMO
IDE	integrated development environment	SMP	switch mode pump
ILO	internal low-speed oscillator	SOIC	small-outline integrated circuit
IMO	internal main oscillator	SPI	serial peripheral interface
I/O	input/output	SRAM	static random-access memory
IrDA	Infrared Data Association	SROM	supervisory read-only memory
ISSP	in-system serial programming	TQFP	thin quad flat pack
LCD	liquid crystal display	UART	universal asynchronous receiver transmitter
LED	light-emitting diode	USB	universal serial bus
LPC	low power comparator	WDT	watchdog timer
LVD	low voltage detect	XRES	external reset
MCU	microcontroller unit		-

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC[®] Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

AN2015 - PSOC(R) 1 - Getting Started with Flash & E2PROM (001-40459)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages – available at http://www.amkor.com.



Document Conventions

Units of Measure

The following table lists the units of measure that are used in this document.

Table 34. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	mV _{PP}	millivolts peak-to-peak
dB	decibel	nA	nanoampere
fF	femtofarad	ns	nanosecond
KB	1024 bytes	nV	nanovolt
kHz	kilohertz	Ω	ohm
kΩ	kilohm	%	percent
MHz	megahertz	pА	picoampere
μA	microampere	pF	picofarad
μS	microsecond	ps	picosecond
μV	microvolt	rt-Hz	root hertz
mA	milliampere	V	volt
ms	millisecond	W	watt
mV	millivolt		

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are in decimal format.

Glossary

active high	1. A logic signal having its asserted state as the logic 1 state.
0	2. A logic signal having the logic 1 state as the higher voltage of the two states.
analog blocks	The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.
analog-to-digital converter (ADC)	A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog converter (DAC) performs the reverse operation.
Application programming interface (API)	A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.
asynchronous	A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.
bandgap reference	A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.
	1. The frequency range of a message or information processing system measured in hertz.
bandwidth	 The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.



	1. A systematic deviation of a value from a reference value.
bias	2. The amount by which the average of a set of values departs from a reference value.
	3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.
	1. A functional unit that performs a single function, such as an oscillator.
block	 A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.
huffer	 A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for I/O operations, into which data is read, or from which data is written.
buffer	A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
	3. An amplifier used to lower the output impedance of a system.
	1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
bus	2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
	3. One or more conductors that serve as a common connection for a group of related devices.
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog converter (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital converter (ADC) performs the reverse operation.



duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.
external reset (XRES)	An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.
flash	An electrically programmable and erasable, non-volatile technology that provides you the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is off.
flash block	The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash space that may be protected.
frequency	The number of cycles or events per unit of time, for a periodic function.
gain	The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.
I ² C	A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at the V_{DD} supply voltage and pulled high with resistors. The bus operates up to100 kbits/second in standard mode and 400 kbps in fast mode.
ICE	The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).
input/output (I/O)	A device that introduces data into or extracts data from a system.
interrupt	A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.
interrupt service routine (ISR)	A block of code that normal code execution is diverted to when the CPU receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.
jitter	1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.
Jitter	The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.
low voltage detect (LVD)	A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls below a selected threshold.
M8C	An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the flash, SRAM, and register space.
master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <i>slave device</i> .



microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.
modulator	A device that imposes a signal on a carrier.
noise	 A disturbance that affects a signal and that may distort the information carried by the signal. The random variations of one or more characteristics of any entity such as voltage, current, or data.
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.
parity	A technique for testing transmitted data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).
phase-locked loop (PLL)	An electronic circuit that controls an <i>oscillator</i> so that it maintains a constant phase angle relative to a reference signal.
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.
port	A group of pins, usually eight.
power-on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware reset.
PSoC [®]	Cypress Semiconductor's PSoC [®] is a registered trademark and Programmable System-on-Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied value.
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a known state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.
serial	 Pertaining to a process in which all events occur one after the other. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.



shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code, operating from flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	 A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal. A system whose operation is synchronized by a clock signal.
tristate	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-built, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level analog and digital PSoC blocks. User modules also provide high level <i>API (Application Programming Interface)</i> for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V _{DD}	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V _{SS}	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



Errata

This section describes the errata for the CY8C24x94 device. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

Part Number	
CY8C24x94	

CY8C24x94 Errata Summary

The following table defines the errata applicability to available devices.

Note: Errata items in the following table are hyperlinked. Click on any item entry to jump to its description.

Items	Part Number	
[1.].The DP line of the USB interface may pulse low when the PSoC device wakes from sleep causing an unexpected wake-up of the host computer.		
[2].Invalid Flash reads may occur if VDD is pulled to -0.5 V just before power on.		
[3].PMA Index Register fails to auto-increment with CPU_Clock set to SysClk/1 (24 MHz).	CY8C24x94	
[4] The Internal Main Oscillator (IMO) frequency parameter (FIMO245V) may increase over a period of time during usage in the field and exceed the maximum spec limit of 24.96 MHz.	CY8C24x94	

	1. The DP line of the USB interface may pulse low when the PSoC device wakes from sleep causing an unexpected wake-up of the host computer.				
Problem Definition	When the device is operating at 4.75 V to 5.25 V and the 3.3-V regulator is enabled, a short low pulse may be created on the DP signal line during device wake-up. The 15-20 μ s low pulse of the DP line may be interpreted by the host computer as a deattach or the beginning of a wake-up.				
Trigger Condition(s)The bandgap reference voltage used by the 3.3-V regulator decreases during sleep due Upon device wake-up, the bandgap is re-enabled and after a delay for settling, the 3.3-V enabled. On some devices the 3.3-V regulator that is used to generate the USB DP signal enabled before the bandgap is fully stabilized. This can cause a low pulse on the regulator DP signal line until the bandgap stabilizes. In applications where VDD is 3.3 V, the regulator and therefore the DP low pulse is not generated.					
Workaround	To prevent the DP signal from pulsing low, keep the bandgap enabled during sleep. The most efficient method is to set the No Buzz bit in the OSC_CR0 register. The No Buzz bit keeps the bandgap powered and output stable during sleep. Setting the No Buzz bit results in nominal 100 µA increase to sleep current. Leaving the analog reference block enabled during sleep also resolves this issue because it forces the bandgap to remain enabled. An example for disabling the No Buzz bit is listed below.				
	<pre>Assembly M8C_SetBank1 or reg[OSC_CR0], 0x20 M8C_SetBank0 C OSC_CR0 = 0x20;</pre>				



2. Invalid Flash reads may occur if VDD is pulled to –0.5 V just before power on.						
Problem Definition	When VDD of the device is pulled below ground just before power on, the first read from each 8K Flash page may be corrupted. This issue does not affect Flash page 0 because it is the selected page upon reset.					
Trigger Condition(s)	When VDD is pulled below ground before power on, an internal Flash reference may deviate from its nominal voltage. The reference deviation tends to result in the first Flash read from that page returning 0xFF. During the first read from each page, the reference is reset resulting in all future reads returning the correct value. A short delay of 5 µs before the first real read provides time for the reference voltage to stabilize.					
Workaround	To prevent an invalid Flash read, a dummy read from each Flash page must occur before use of the pages. A delay of 5 µs must occur after the dummy read and before a real read. The dummy reads occurs as soon as possible and must be located in Flash page 0 before a read from any other Flash page. An example for reading a byte of memory from each Flash page is listed below. Placed it in boot.tpl and boot.asm immediately after the 'start:' label.					

3. PMA Index Register fails to auto-increment with CPU_Clock set to SysClk/1 (24 MHz).				
Problem Definition	When the device is operating at 4.75 to 5.25 V and the CPU_Clock is set to SysClk/1 (24 MHz), the USB PMA Index Register may fail to increment automatically when used in an OUT endpoint configuration at Full-Speed. When the application program attempts to use the bReadOutEP() function, the first byte in the PMA buffer is always returned.			
Trigger Condition(s)	An internal flip-flop hold problem associated with the Index Register increment function. All reads of the associated RAM originate from the first byte. The hold problem has no impact on other circuits or functions within the device.			



3. PMA Index Register fails to auto-increment with CPU_Clock set to SysClk/1 (24 MHz).				
Workaround	To make certain that the index register properly increments, set the CPU_Clock to SysClk/2 (12 MHz) during the read of the PMA buffer. An example for the clock adjustment method is listed below.			
	PSoC Designer [™] 4.3 User Module workaround: PSoC Designer Release 4.3 and subsequent releases includes a revised full-speed USB User Module with the revised firmware work-around included (see the example below).			
	;; ;; 24 MHz read PMA workaround ;;			
	M8C_SetBank1th mov A, reg[OSC_CR0] push A			
	and A, 0xf8 ;clear the clock bits (briefly chg the cpu_clk to 3 MHz) or A, 0x02 ;will set clk to 12Mhz			
	mov reg[OSC_CR0],A ;clk is now set at 12 MHz M8C_SetBank0			
	<pre>.loop: mov A, reg[PMA0_DR] ; Get the data from the PMA space mov [X], A ; save it in data array inc X ; increment the pointer dec [USB_APITemp+1] ; decrement the counter jnz .loop ; wait for count to zero out</pre>			
	;; ;; 24MHz read PMA workaround (back to previous clock speed) ;;			
	<pre>pop A ;recover previous reg[OSC_CR0] value M8C_SetBank1</pre>			
	<pre>mov reg[OSC_CR0],A ;clk is now set at previous value M8C_SetBank0 ;;</pre>			
	;; end 24Mhz read PMA workaround			

4. The Internal Main Oscillator (IMO) frequency parameter (FIMO245V) may increase over a period of time during usage in the field and exceed the maximum spec limit of 24.96 MHz.				
Problem Definition	When the device has been operating at 4.75 V to 5.25 V for a cumulatively long duration in the field, the IMO frequency may slowly increase over the duration of usage in the field and eventually exceed the maximum spec limit of 24.96 MHz. This may affect applications that are sensitive to the max value of IMO frequency, such as those using UART communication and result in a functional failure.			
Trigger Condition(s)	Very long (cumulative) usage of the device in the operating voltage range of 4.75 V to 5.25 V, with the IMO clock running continuously, can lead to degradation. Higher power supply voltage and lower ambient temperature are worst-case conditions for the degradation.			
Workaround	Operating the device with the power supply voltage range of 3.0 V to 3.6 V avoids the degradation of IMO frequency beyond the max spec limit of 24.96 MHz.			
Fix Status	A new revision of the silicon, with a fix for this issue, is expected to be available from August 1st 2015.			



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2715097	MASJ	06/08/2009	New data sheet.
*A	2782580	ВТК	10/09/2009	Updated Features section. Updated text of PSoC Functional Overview section Updated Getting Started section. Made corrections and minor text edits to Pinouts section. Changed the name of some sections to improve consistency Improved formatting of the register tables. Added clarifying comments to some electrical specifications. Fixed all AC specifications to conform to a ±4% or ±8% IMO accuracy. Made other miscellaneous minor text edits. Deleted some non-applicable or redundant information. Improved and edited content in Development Tool Selection section. Improved the bookmark structure. Changed Flash _{ENT} , V _{CMOA} , the DC POR and LVD specifications, and the DC Analog Reference specifications according to MASJ directives. Added T _{XRST} , DC24M, and 3.3 V DC Operational Amplifier specifications.
*В	2822792	BTK / AESA	12/07/2009	Added T _{PRGH} , T _{PRGC} , I _{OL} , I _{OH} , F _{32KU} , DC _{ILO} , and T _{POWERUP} electrical specifications. Updated the footnotes of Table 16, "DC Programming Specifications," on page 26. Added maximum values and updated typical values for T _{ERASEB} and T _{WRITE} electrical specifications. Replaced T _{RAMP} electrical specification with SR _{POWERUP} electrical specification. Added "Contents" on page 2.
*C	2888007	NJF	03/30/2010	Updated Cypress website links. Removed reference to PSoC Designer 4.4 in PSoC Designer Software Subsystems Updated The Analog System. Added T _{BAKETEMP} and T _{BAKETIME} parameters in Absolute Maximum Ratings. Updated AC Chip-Level Specifications. Updated Packaging Information. Removed Third Party Tools and Build a PSoC Emulator into your Board. Updated links in Sales, Solutions, and Legal Information.
*D	3272922	BTK/NJF	06/02/2011	Updated Figure 8 on page 34 to improve clarity. Updated wording, formatting, and notes of the AC Digital Block Specifications table to improve clarity. Added V_{DDP} , V_{DDLV} , and V_{DDHV} electrical specifications to give more information for programming the device. Updated Solder Reflow Specifications to give more clarity. Updated the jitter specifications. Updated PSoC Device Characteristics table. Updated the F _{32KU} electrical specification. Updated note for R _{PD} electrical specification. Updated note for the T _{STG} electrical specification to add more clarity. Added Tape and Reel Specifications section. Updated DC Analog Reference Specifications. Changed "NC" pins on the device to "DNC" pins. Corrected information about the exposed pad to clarify that it is not internally connected.



Document History Page (continued)

Document Title: CY8C24894 Automotive PSoC [®] Programmable System-on-Chip™ Document Number: 001-53754				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*F	4074455	STHA	07/23/2013	Added Errata footnotes (Note 5, 7). Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Chip Level Specifications: Added Note 5 and referred the same note in "Sleep Mode" in description of I _{SB} parameter in Table 5. Updated DC POR and LVD Specifications: Added Note 7 and referred the same note in V _{PPOR0} , V _{PPOR1} , V _{PPOR2} parameters in Table 15. Updated to new template.
*G	4398714	KUK	06/05/2014	Removed CY3280-24X94 Universal CapSense Controller Board section. Removed reference to obsolete spec 001-14503 from Reference Documents.
*H	4684557	PSI	03/12/2015	Updated Errata.
*	4719970	KUK	04/17/2015	Updated Table 12.
*J	5998010	SNPR	12/18/2017	Updated the template. Changed the part number from CY8C24894-24LFXA to CY8C24894-24LTXA. Updated package type to sawn.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2009-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify a directly or indirectly through resellers and distributors), solely for use with Cypress hardware product units. Cypress also grants you apersonal, non-exclusive, nontransferable, license (without the right to sublicense) and effort by resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distributes, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hreeby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-53754 Rev. *J