# 2-Kb and 4-Kb I<sup>2</sup>C Serial EEPROM with Partial Array Write Protection

#### Description

The CAT24C03/05 is a 2–Kb/4–Kb CMOS Serial EEPROM device organized internally as 16/32 pages of 16 bytes each, for a total of 256x8/512x8 bits. These devices support both Standard (100 kHz) as well as Fast (400 kHz)  $I^2\text{C}$  protocol.

Data is written by providing a starting address, then loading 1 to 16 contiguous bytes into a Page Write Buffer, and then writing all data to non-volatile memory in one internal write cycle. Data is read by providing a starting address and then shifting out data serially while automatically incrementing the internal address count.

Write operations can be inhibited for upper half of memory by taking the WP pin High.

External address pins make it possible to address up to eight CAT24C03 or four CAT24C05 devices on the same bus.

#### **Features**

- Supports Standard and Fast I<sup>2</sup>C Protocol
- 1.8 V to 5.5 V Supply Voltage Range
- 16-Byte Page Write Buffer
- Hardware Write Protection for Upper Half of Memory
- Schmitt Triggers and Noise Suppression Filters on I<sup>2</sup>C Bus Inputs (SCL and SDA)
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial Temperature Range
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Functional Symbol



# ON Semiconductor®

http://onsemi.com







PDIP-8 L SUFFIX CASE 646AA TSOT-23 TD SUFFIX CASE 419AE SOIC-8 W SUFFIX CASE 751BD




TSSOP8
Y SUFFIX
CASE 948AL




TDFN8 VP2 SUFFIX CASE 511AK

#### **PIN CONFIGURATIONS**



PDIP (L), SOIC (W), TSSOP (Y), TDFN (VP2)



## PIN FUNCTION

Pin Name	Function	
A0, A1, A2	Device Address Inputs	
SDA	Serial Data Input/Output	
SCL	Serial Clock Input	
WP	Write Protect Input	
V <sub>CC</sub>	Power Supply	
V <sub>SS</sub>	Ground	
NC	No Connect	

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 14 of this data sheet.

#### **Table 1. ABSOLUTE MAXIMUM RATINGS**

Parameters	Ratings	Units
Storage Temperature	-65 to +150	°C
Voltage on any pin with respect to Ground (Note 1)	-0.5 to +6.5	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 3)	Endurance	1,000,000	Program / Erase Cycles
T <sub>DR</sub>	Data Retention	100	Years

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

#### **Table 3. D.C. OPERATING CHARACTERISTICS**

(V<sub>CC</sub> = 1.8 V to 5.5 V,  $T_A$  = -40°C to +85°C, unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Max	Units
I <sub>CCR</sub>	Read Current	Read, f <sub>SCL</sub> = 400 kHz		1	mA
I <sub>CCW</sub>	Write Current	Write, f <sub>SCL</sub> = 400 kHz		1	mA
I <sub>SB</sub>	Standby Current	All I/O Pins at GND or V <sub>CC</sub>		1	μΑ
ΙL	I/O Pin Leakage	Pin at GND or V <sub>CC</sub>		1	μΑ
V <sub>IL</sub>	Input Low Voltage		-0.5	V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low Voltage	$V_{CC} \ge 2.5 \text{ V}, I_{OL} = 3 \text{ mA}$		0.4	V
V <sub>OL2</sub>	Output Low Voltage	V <sub>CC</sub> < 2.5 V, I <sub>OL</sub> = 1 mA		0.2	V

<sup>1.</sup> The DC input voltage on any pin should not be lower than -0.5 V or higher than  $V_{CC} + 0.5$  V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than  $V_{CC} + 1.5$  V, for periods of less than 20 ns.

<sup>3.</sup> Page Mode,  $V_{CC} = 5 \text{ V}$ ,  $25^{\circ}\text{C}$ .

#### **Table 4. PIN IMPEDANCE CHARACTERISTICS**

( $V_{CC}$  = 1.8 V to 5.5 V,  $T_A$  = -40°C to +85°C, unless otherwise specified.)

Symbol	Parameter	Conditions	Max	Units
C <sub>IN</sub> (Note 4)	SDA I/O Pin Capacitance	V <sub>IN</sub> = 0 V	8	pF
	Input Capacitance (Other Pins)	V <sub>IN</sub> = 0 V	6	pF
I <sub>WP</sub> (Note 5)	WP Input Current	$V_{IN} < V_{IH}$ , $V_{CC} = 5.5 V$	200	μΑ
		$V_{IN} < V_{IH}$ , $V_{CC} = 3.3 \text{ V}$	150	
		V <sub>IN</sub> < V <sub>IH</sub> , V <sub>CC</sub> = 1.8 V	100	
		V <sub>IN</sub> > V <sub>IH</sub>	1	

<sup>4.</sup> These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

#### Table 5. A.C. CHARACTERISTICS

(Note 6) (V<sub>CC</sub> = 1.8 V to 5.5 V,  $T_A$  = -40°C to +85°C, unless otherwise specified.)

		Stan	dard	Fa	ast	
Symbol	Parameter	Min	Max	Min	Max	Units
F <sub>SCL</sub>	Clock Frequency		100		400	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		μs
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		μs
<sup>t</sup> HIGH	High Period of SCL Clock	4		0.6		μs
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		μs
t <sub>HD:DAT</sub>	Data In Hold Time	0		0		μs
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		ns
t <sub>R</sub>	SDA and SCL Rise Time		1000		300	ns
t <sub>F</sub> (Note 7)	SDA and SCL Fall Time		300		300	ns
tsu:sto	STOP Condition Setup Time	4		0.6		μs
t <sub>BUF</sub>	Bus Free Time Between STOP and START	4.7		1.3		μs
t <sub>AA</sub>	SCL Low to Data Out Valid		3.5		0.9	μs
t <sub>DH</sub>	Data Out Hold Time	100		100		ns
T <sub>i</sub> (Note 7)	Noise Pulse Filtered at SCL and SDA Inputs		100		100	ns
t <sub>SU:WP</sub>	WP Setup Time	0		0		μs
t <sub>HD:WP</sub>	WP Hold Time	2.5		2.5		μs
t <sub>WR</sub>	Write Cycle Time		5		5	ms
t <sub>PU</sub> (Notes 7, 8)	Power-up to Ready Mode		1		1	ms

<sup>6.</sup> Test conditions according to "A.C. Test Conditions" table.

# Table 6. A.C. TEST CONDITIONS

Input Levels	0.2 x V <sub>CC</sub> to 0.8 x V <sub>CC</sub>
Input Rise and Fall Times	≤ 50 ns
Input Reference Levels	0.3 x V <sub>CC</sub> , 0.7 x V <sub>CC</sub>
Output Reference Levels	0.5 x V <sub>CC</sub>
Output Load	Current Source: $I_{OL}$ = 3 mA ( $V_{CC} \ge 2.5$ V); $I_{OL}$ = 1 mA ( $V_{CC}$ < 2.5 V); $C_L$ = 100 pF

<sup>5.</sup> When not driven, the WP pin is pulled down to GND internally. For improved noise immunity, the internal pull-down is relatively strong; therefore the external driver must be able to supply the pull-down current when attempting to drive the input HIGH. To conserve power, as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V<sub>CC</sub>), the strong pull-down reverts to a weak current source.

<sup>7.</sup> Tested initially and after a design or process change that affects this parameter.

<sup>8.</sup>  $t_{PU}$  is the delay between the time  $V_{CC}$  is stable and the device is ready to accept commands.

## Power-On Reset (POR)

The CAT24C03/05 incorporates Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state.

The CAT24C03/05 device will power up into Standby mode after  $V_{CC}$  exceeds the POR trigger level and will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi–directional POR feature protects the device against 'brown–out' failure following a temporary loss of power.

# **Pin Description**

**SCL**: The Serial Clock input pin accepts the Serial Clock generated by the Master.

**SDA**: The Serial Data I/O pin receives input data and transmits data stored in EEPROM. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

**A0, A1 and A2**: The Address inputs set the device address when cascading multiple devices. When not driven, these pins are pulled LOW internally.

**WP**: The Write Protect input pin inhibits the write operations for upper half of memory, when pulled HIGH. When not driven, this pin is pulled LOW internally.

## **Functional Description**

The CAT24C03/05 supports the Inter–Integrated Circuit (I<sup>2</sup>C) Bus data transmission protocol, which defines a device that sends data to the bus as a transmitter and a device receiving data as a receiver. Data flow is controlled by a Master device, which generates the serial clock and all START and STOP conditions. The CAT24C03/05 acts as a Slave device. Master and Slave alternate as either transmitter or receiver.

#### I<sup>2</sup>C Bus Protocol

The I<sup>2</sup>C bus consists of two 'wires', SCL and SDA. The two wires are connected to the  $V_{CC}$  supply via pull-up resistors. Master and Slave devices connect to the 2-wire bus via their respective SCL and SDA pins. The transmitting

device pulls down the SDA line to 'transmit' a '0' and releases it to 'transmit' a '1'.

Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics).

During data transfer, the SDA line must remain stable while the SCL line is high. An SDA transition while SCL is HIGH will be interpreted as a START or STOP condition (Figure 2). The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a 'wake-up' call to all receivers. Absent a START, a Slave will not respond to commands. The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH.

#### **Device Addressing**

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. For normal Read/Write operations, the first 4 bits of the Slave address are fixed at 1010 (Ah). The next 3 bits are used as programmable address bits when cascading multiple devices and/or as internal address bits. The last bit of the slave address,  $R/\overline{W}$ , specifies whether a Read (1) or Write (0) operation is to be performed. The 3 address space extension bits are assigned as illustrated in Figure 3.  $A_2$ ,  $A_1$  and  $A_0$  must match the state of the external address pins, and  $A_3$  (CAT24C05) is internal address bit.

#### Acknowledge

After processing the Slave address, the Slave responds with an acknowledge (ACK) by pulling down the SDA line during the 9th clock cycle (Figure 4). The Slave will also acknowledge the address byte and every data byte presented in Write mode. In Read mode the Slave shifts out a data byte, and then releases the SDA line during the 9th clock cycle. As long as the Master acknowledges the data, the Slave will continue transmitting. The Master terminates the session by not acknowledging the last data byte (NoACK) and by issuing a STOP condition. Bus timing is illustrated in Figure 5.




Figure 2. START/STOP Conditions

1	0	1	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W	CAT24C03
1	0	1	0	A <sub>2</sub>	A <sub>1</sub>	a <sub>8</sub>	R/W	CAT24C05

Figure 3. Slave Address Bits




Figure 4. Acknowledge Timing




Figure 5. Bus Timing

#### WRITE OPERATIONS

#### **Byte Write**

In Byte Write mode, the Master sends the START condition and the Slave address with the  $R/\overline{W}$  bit set to zero to the Slave. After the Slave generates an acknowledge, the Master sends the byte address that is to be written into the address pointer of the CAT24C03/05. After receiving another acknowledge from the Slave, the Master transmits the data byte to be written into the addressed memory location. The CAT24C03/05 device will acknowledge the data byte and the Master generates the STOP condition, at which time the device begins its internal Write cycle to nonvolatile memory (Figure 6). While this internal cycle is in progress ( $t_{WR}$ ), the SDA output will be tri–stated and the CAT24C03/05 will not respond to any request from the Master device (Figure 7).

# **Page Write**

The CAT24C03/05 writes up to 16 bytes of data in a single write cycle, using the Page Write operation (Figure 8). The Page Write operation is initiated in the same manner as the Byte Write operation, however instead of terminating after the data byte is transmitted, the Master is allowed to send up to fifteen additional bytes. After each byte has been transmitted the CAT24C03/05 will respond with an acknowledge and internally increments the four low order address bits. The high order bits that define the page address remain unchanged. If the Master transmits more than sixteen bytes prior to sending the STOP condition, the address counter 'wraps around' to the beginning of page and previously transmitted data will be overwritten. Once all

sixteen bytes are received and the STOP condition has been sent by the Master, the internal Write cycle begins. At this point all received data is written to the CAT24C03/05 in a single write cycle.

#### **Acknowledge Polling**

The acknowledge (ACK) polling routine can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write operation, the CAT24C03/05 initiates the internal write cycle. The ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the CAT24C03/05 is still busy with the write operation, NoACK will be returned. If the CAT24C03/05 has completed the internal write operation, an ACK will be returned and the host can then proceed with the next read or write operation.

#### **Hardware Write Protection**

With the WP pin held HIGH, the upper half of memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the operation of the CAT24C03/05. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the first data byte (Figure 9). If the WP pin is HIGH during the strobe interval, the CAT24C03/05 will not acknowledge the data byte and the Write request will be rejected.

#### **Delivery State**

The CAT24C03/05 is shipped erased, i.e., all bytes are FFh.




Figure 6. Byte Write Sequence




Figure 7. Write Cycle Timing




Figure 8. Page Write Sequence




Figure 9. WP Timing

#### **READ OPERATIONS**

#### **Immediate Read**

Upon receiving a Slave address with the R/W bit set to '1', the CAT24C03/05 will interpret this as a request for data residing at the current byte address in memory. The CAT24C03/05 will acknowledge the Slave address, will immediately shift out the data residing at the current address, and will then wait for the Master to respond. If the Master does not acknowledge the data (NoACK) and then follows up with a STOP condition (Figure 10), the CAT24C03/05 returns to Standby mode.

#### **Selective Read**

Selective Read operations allow the Master device to select at random any memory location for a read operation. The Master device first performs a 'dummy' write operation by sending the START condition, slave address and byte address of the location it wishes to read. After the CAT24C03/05 acknowledges the byte address, the Master device resends the START condition and the slave address, this time with the  $R/\overline{W}$  bit set to one. The CAT24C03/05 then responds with its acknowledge and sends the requested data byte. The Master device does not acknowledge the data (NoACK) but will generate a STOP condition (Figure 11).

#### **Sequential Read**

If during a Read session, the Master acknowledges the 1<sup>st</sup> data byte, then the CAT24C03/05 will continue transmitting data residing at subsequent locations until the Master responds with a NoACK, followed by a STOP (Figure 12). In contrast to Page Write, during Sequential Read the address count will automatically increment to and then wrap—around at end of memory (rather than end of page).




Figure 10. Immediate Read Sequence and Timing




Figure 11. Selective Read Sequence





Figure 12. Sequential Read Sequence


# **PACKAGE DIMENSIONS**


PDIP-8, 300 mils CASE 646AA-01 ISSUE A



SYMBOL	MIN	NOM	MAX
Α			5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.36	0.46	0.56
b2	1.14	1.52	1.78
С	0.20	0.25	0.36
D	9.02	9.27	10.16
Е	7.62	7.87	8.25
E1	6.10	6.35	7.11
е		2.54 BSC	
eB	7.87		10.92
L	2.92	3.30	3.80

## **TOP VIEW**






## **END VIEW**

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MS-001.


# **PACKAGE DIMENSIONS**


**SOIC 8, 150 mils** CASE 751BD-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
Е	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

**TOP VIEW** 






**END VIEW** 

- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MS-012.

# **PACKAGE DIMENSIONS**


# TSSOP8, 4.4x3


CASE 948AL-01 ISSUE O



SYMBOL	MIN	NOM	MAX	
Α			1.20	
A1	0.05		0.15	
A2	0.80	0.90	1.05	
b	0.19		0.30	
С	0.09		0.20	
D	2.90	3.00	3.10	
Е	6.30	6.40	6.50	
E1	4.30	4.40	4.50	
е		0.65 BSC		
L	1.00 REF			
L1	0.50	0.60	0.75	
θ	0°		8°	

## **TOP VIEW**








- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MO-153.

# **PACKAGE DIMENSIONS**

TDFN8, 2x3 CASE 511AK-01 ISSUE A








**TOP VIEW** 

SIDE VIEW

**BOTTOM VIEW** 

SYMBOL	MIN	NOM	МАХ		
Α	0.70	0.75	0.80		
A1	0.00	0.02	0.05		
A2	0.45	0.55	0.65		
A3	0.20 REF				
b	0.20	0.25	0.30		
D	1.90	2.00	2.10		
D2	1.30	1.40	1.50		
E	2.90	3.00	3.10		
E2	1.20	1.40			
е	0.50 TYP				
L	0.20	0.30	0.40		




Notes:

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MO-229.


# **PACKAGE DIMENSIONS**

TSOT-23, 5 LEAD CASE 419AE-01 ISSUE O




SYMBOL	MIN	NOM	MAX
Α			1.00
A1	0.01	0.05	0.10
A2	0.80	0.87	0.90
b	0.30		0.45
С	0.12	0.15	0.20
D	2.90 BSC		
Е	2.80 BSC		
E1	1.60 BSC		
е	0.95 TYP		
L	0.30	0.40	0.50
L1	0.60 REF		
L2	0.25 BSC		
θ	0°		8°






SIDE VIEW



# **END VIEW**

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-193.

## **Example of Ordering Information**



- 9. All packages are RoHS-compliant (Lead-free, Halogen-free).
- 10. The standard lead finish is NiPdAu pre-plated (PPF) lead frames.
- 11. The device used in the above example is a CAT24C03YI-GT3 (TSSOP, Industrial Temperature, NiPdAu, Tape & Reel).
- 12. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
- 13. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative