# ADA4960-1\* PRODUCT PAGE QUICK LINKS

Last Content Update: 11/29/2017

### COMPARABLE PARTS

View a parametric search of comparable parts.

### DOCUMENTATION

#### **Application Notes**

- AN-1026: High Speed Differential ADC Driver Design Considerations
- AN-1363: Meeting Biasing Requirements of Externally Biased RF/Microwave Amplifiers with Active Bias Controllers

#### **Data Sheet**

 ADA4960-1: 5 GHz, Low Distortion ADC Driver/Line Driver Data Sheet

### TOOLS AND SIMULATIONS $\square$

- ADI DiffAmpCalc<sup>™</sup>
- ADA4960 SPICE Macro Model
- spice\_ADA4960

### REFERENCE DESIGNS

• CN0238

### REFERENCE MATERIALS

#### **Solutions Bulletins & Brochures**

• Test & Instrumentation Solutions Bulletin, Volume 10, Issue 3

#### Tutorials

• MT-218: Multiple Feedback Band-Pass Design Example

### DESIGN RESOURCES

- ADA4960-1 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

### DISCUSSIONS

View all ADA4960-1 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

## TABLE OF CONTENTS

Features 1
Applications1
Functional Block Diagram1
General Description
Revision History
Specifications
Absolute Maximum Ratings
Thermal Resistance
Maximum Power Dissipation
ESD Caution
Pin Configuration and Function Descriptions7
Typical Performance Characteristics
Test Circuits12

### **REVISION HISTORY**

#### 3/2017—Rev. 0 to Rev. A

Changed LFCSP_WQ to LFCSP	Throughout
Updated Outline Dimensions	
Changes to Ordering Guide	

#### 4/2010—Revision 0: Initial Version

Circuit Description	13
Basic Structure	13
Applications Information	14
Basic Connections	14
Input and Output Interfacing	14
Gain Adjust	15
Bandwidth Extension	15
ADC Interfacing	
Line Driver Applications	
Overdrive and Recovery	
Layout, Grounding, and Bypassing	
Outline Dimensions	19
Ordering Guide	19

## **SPECIFICATIONS**

 $VCC = 5 \text{ V}, VOCM = 2.5 \text{ V}, R_{L} = 100 \Omega \text{ differential}, A_{V} = 6 \text{ dB}, C_{L} = 1 \text{ pF differential}, f = 140 \text{ MHz}, T = 25^{\circ}C.$  Inputs and outputs are ac-coupled.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE			,,		
–3 dB Bandwidth	$A_v = 6 \text{ dB}, V_{OUT} \le 1.0 \text{ V p-p}$		5000		MHz
	$A_{\rm V} = 12  \text{dB}, V_{\rm OUT} \le 1.0  \text{V}  \text{p-p}$		2000		MHz
	$A_v = 18 \text{ dB}, V_{OUT} \le 1.0 \text{ V p-p}$		1200		MHz
Bandwidth for 0.1 dB Flatness	$V_{OUT} \le 1.0 \text{ V p-p}$		300		MHz
Gain Accuracy	$R_{g} = 95.3 \Omega$		0.5		dB
Gain Supply Sensitivity	$V_{\rm s} \pm 5\%$		0.2		dB/V
Gain Temperature Sensitivity	-40°C to +85°C		2.5		mdB/°C
Slew Rate	$A_v = 6 \text{ dB}, V_{OUT} = 2 \text{ V step}, 20\% \text{ to } 80\%$		8700		V/µs
	$A_v = 12 \text{ dB}, V_{OUT} = 2 \text{ V step}, 20\% \text{ to } 80\%$		7700		V/µs
	$A_v = 18 \text{ dB}, V_{OUT} = 2 \text{ V step}, 20\% \text{ to } 80\%$		6600		V/µs
	$A_v = 6 \text{ dB}, V_{OUT} = 1 \text{ V step}, 20\% \text{ to } 80\%$		7200		V/µs
	$A_v = 12 \text{ dB}, V_{OUT} = 1 \text{ V step}, 20\% \text{ to } 80\%$		4900		V/µs
	$A_v = 18 \text{ dB}, V_{OUT} = 1 \text{ V step}, 20\% \text{ to } 80\%$		3700		V/µs
Settling Time	1 V step to 1%		1		ns
-	1 V step to 0.1%		1.4		ns
Overdrive Recovery Time	$V_{IN} = 1 V \text{ to } 0 V \text{ step, } A_V = 12 \text{ dB, } V_{OUT} \le 1\%$		6.7		ns
-	$V_{IN} = 1 \text{ V to } 0 \text{ V step}, A_V = 12 \text{ dB}, V_{OUT} \le 0.5\%$		9.3		ns
Reverse Isolation (S12)	f = ≤1 GHz		68		dB
INPUT/OUTPUT CHARACTERISTICS					
Output Common Mode			V <sub>s</sub> /2		v
VOCM Adjustment Range		1	-	2.75	V
Input Common-Mode Range		2.25		2.75	v
Maximum Output Voltage Swing	1 dB compressed		3.5		V p-p
Output Common-Mode Offset	Referenced to VCC/2	-20		+10	mV
Output Common-Mode Drift	−40°C to +85°C		0.05		mV/°C
Output Differential Offset Voltage		-36		+22	mV
Common-Mode Rejection Ratio (CMRR)			60		dB
Output Differential Offset Drift	−40°C to +85°C		0.05		mV/°C
Input Bias Current	-40°C to +85°C		-20		μA
Input Resistance (Differential)	$A_v = all gains$		10		kΩ
Input Capacitance (Differential)	$A_v = all gains$		0.4		рF
Input Resistance (Single-Ended)	$A_v = all gains$		5		kΩ
Input Capacitance (Single-Ended)	$A_{\rm v}$ = all gains		0.8		рF
Output Resistance (Differential)			150		Ω
Output Capacitance (Differential)			1.2		рF
POWER INTERFACE					
Supply Voltage		4.75	5.0	5.25	V
ENB Threshold	Low to high	2.2			V
	High to low			1.3	v
ENB Input Bias Current	ENB high		30		μA
-	ENBL low		-180		μA
Quiescent Current	ENB high	56	60	64	mA
	ENBL low		2.9		mA

Parameter	Conditions	Min	Тур	Max	Unit
NOISE/HARMONIC PERFORMANCE					
140 MHz Second/Third Harmonic Distortion	A = 6 dP V = -0.0 V m m		01/72		dBc
Second/ Inira Harmonic Distortion	$A_v = 6  dB, V_{OUT} = 0.9  V  p - p$		-91/-73 -86/-73		dBc
	$A_v = 12 \text{ dB}, V_{OUT} = 0.9 \text{ V } \text{ p-p}$		-80/-73 -82/-72		dBc
OIP3/IMD3	$A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$				dBm/dE
OIP3/IIVID3	$A_v = 6 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite (2 MHz spacing)}$		+33.2/-79		
	$A_v = 12 \text{ dB}, V_{OUT} = 0.9 \text{ V} \text{ p-p composite (2 MHz spacing)}$		+33.4/–78 +33.3/–78		dBm/dl dBm/dl
Noise Spectral Density (DTI)	$A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite (2 MHz spacing)}$				
Noise Spectral Density (RTI)	$A_v = 6 dB$		5.4		nV/√Hz
	$A_v = 12 \text{ dB}$		3.2		nV/√Hz
	$A_v = 18 \text{ dB}$		2.1		nV/√Hz
1 dB Compression Point (RTO)	$A_v = 6 dB$		12.0		dBm
	$A_v = 12 dB$		12.0		dBm
	$A_v = 18 \text{ dB}$		11.9		dBm
250 MHz					
Second/Third Harmonic Distortion	$A_v = 6 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-88/-69		dBc
	$A_v = 12 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-81/-68		dBc
	$A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-77/-68		dBc
OIP3/IMD3	$A_v = 6 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite} (2 \text{ MHz spacing})$		+32.5/-77		dBm/d
	$A_v = 12 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite}$ (2 MHz spacing)		+32.6/-77		dBm/d
	$A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite} (2 \text{ MHz spacing})$		+32.1/-76		dBm/d
Noise Spectral Density (RTI)	$A_v = 6 \text{ dB}$		5.4		nV/√Hz
	$A_v = 12 \text{ dB}$		3.1		nV/√Hz
	$A_v = 18 \text{ dB}$		2.0		nV/√Hz
1 dB Compression Point (RTO)	$A_v = 6 \text{ dB}$		12.0		dBm
	$A_v = 12 \text{ dB}$		11.9		dBm
	$A_v = 18 \text{ dB}$		11.7		dBm
500 MHz					
Second/Third Harmonic Distortion	$A_v = 6 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-77/-66		dBc
	$A_v = 12 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-71/-66		dBc
	$A_v = 18 \text{ dB}, V_{out} = 0.9 \text{ V p-p}$		-68/-65		dBc
OIP3/IMD3	$A_v = 6 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite}$ (2 MHz spacing)		+30.2/-72		dBm/d
	$A_v = 12 \text{ dB}, V_{out} = 0.9 \text{ V p-p composite}$ (2 MHz spacing)		+29.9/-71		dBm/d
	$A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite}$ (2 MHz spacing)		+29.1/-70		dBm/d
Noise Spectral Density (RTI)	$A_v = 6 dB$		5.2		nV/√Hz
	$A_v = 12 \text{ dB}$		3.0		nV/√Hz
	$A_v = 18 \text{ dB}$		1.9		nV/√Hz
1 dB Compression Point (RTO)	$A_{\rm v} = 6  \rm dB$		11.6		dBm
	$A_v = 12 \text{ dB}$		11.4		dBm
	$A_v = 18 \text{ dB}$		11.0		dBm
750 MHz	v				
Second/Third Harmonic Distortion	$A_v = 6 \text{ dB}, V_{out} = 0.9 \text{ V p-p}$		-70/-68		dBc
	$A_v = 12 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-67/-69		dBc
	$A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-64/-69		dBc
OIP3/IMD3	$A_v = 6 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite} (2 \text{ MHz spacing})$		+28.3/-67		dBm/d
	$A_v = 12 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite (2 MHz spacing)}$		+27.7/-67		dBm/d
	$A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite (2 MHz spacing)}$ $A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite (2 MHz spacing)}$		+26.9/-65		dBm/d
Noise Spectral Density (RTI)	$A_v = 6 \text{ dB}$		5.0		nV/√Hz
tobe spectra bensity (ith)	$A_v = 0$ dB $A_v = 12$ dB		3.0		nV/√Hz
	$A_v = 12 \text{ dB}$ $A_v = 18 \text{ dB}$		3.0 1.8		nV/√Hz
1 dB Compression Point (RTO)	$A_v = 6 \text{ dB}$		9.7		dBm
	$A_v = 0$ dB $A_v = 12$ dB		9.7 9.5		dBm
	$A_{\rm V} = 12 \text{ dB}$ $A_{\rm V} = 18 \text{ dB}$		9.5 9.5		dBm

**Data Sheet** 

Parameter	Conditions	Min	Тур	Max	Unit
1000 MHz					
Second/Third Harmonic Distortion	$A_v = 6 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-73/-72		dBc
	$A_v = 12 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-69/-78		dBc
	$A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p}$		-67/-85		dBc
OIP3/IMD3	$A_v = 6 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite} (2 \text{ MHz spacing})$		+26.2/-63		dBm/dBc
	$A_v = 12 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite} (2 \text{ MHz spacing})$		+26.0/-63		dBm/dBc
	$A_v = 18 \text{ dB}, V_{OUT} = 0.9 \text{ V p-p composite}$ (2 MHz spacing)		+25.0/-61		dBm/dBc
Noise Spectral Density (RTI)	$A_v = 6 \text{ dB}$		4.8		nV/√Hz
	$A_v = 12 \text{ dB}$		2.7		nV/√Hz
	$A_v = 18 \text{ dB}$		1.6		nV/√Hz
1 dB Compression Point (RTO)	$A_v = 6 \text{ dB}$		8.0		dBm
	$A_v = 12 \text{ dB}$		7.7		dBm
	$A_v = 18 \text{ dB}$		7.6		dBm

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

1 4010 21	
Parameter	Rating
Supply Voltage, VCC	5.25 V
VIP, VIN	VCC + 0.5 V
Internal Power Dissipation	See Figure 3
Maximum Junction Temperature	150°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the device (including the exposed pad) soldered to a high thermal conductivity, 4-layer circuit board, as described in EIA/JESD 51-7.

#### Table 3. Thermal Resistance

Package Type	θ <sub>JA</sub>	Unit
16-Lead LFCSP (Exposed Pad)	89.5	°C/W

#### MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the ADA4960-1 package is limited by the associated rise in junction temperature  $(T_j)$  on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4960-1. Exceeding a junction temperature of 150°C for an extended period can result in changes in the silicon devices, potentially causing failure. The power dissipated in the package  $(P_D)$  is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive. The quiescent power is the voltage between the supply pins  $(V_s)$  times the quiescent current  $(I_s)$ . The power dissipated due to the load drive depends upon the particular application. The power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. RMS voltages and currents must be used in these calculations.

Airflow increases heat dissipation, effectively reducing  $\theta_{JA}$ . In addition, more metal directly in contact with the package leads/ exposed pad from metal traces, through holes, ground, and power planes reduce  $\theta_{JA}$ .

Figure 3 shows the maximum safe power dissipation of the ADA4960-1 vs. the ambient temperature on a JEDEC standard 4-layer board.





Figure 3. Maximum Power Dissipation vs. Ambient Temperature for 4-Layer Board

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### **Table 4. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	VIP	Balanced Differential Input. This pin is internally biased to VCC/2.
2	IIP	Gain Setting Resistor. Connect RG between this pin and IIN.
3	IIN	Gain Setting Resistor. Connect RG between this pin and IIP.
4	VIN	Balanced Differential Input. This pin is internally biased to VCC/2.
5, 6	NC	Leave these pins unconnected.
7, 8, 9, 12	VCC	Positive 5 V Supply Pins.
10	VON	Balanced Differential Output. This pin is biased to the VOCM input voltage.
11	VOP	Balanced Differential Output. This pin is biased to the VOCM input voltage.
13	VOCM	This pin is internally biased at VCC/2. As an input, this pin sets the dc VOP and VON voltages.
14, 15	GND	Ground. Connect this pin to a low impedance ground.
16	PD	This pin grounded disables the part, and at 5 V, this pin turns the part on.
	EPAD	The exposed pad must be connected to GND.

## **TYPICAL PERFORMANCE CHARACTERISTICS**

VCC = 5 V, VOCM = 2.5 V,  $R_L = 100 \Omega$  differential,  $A_V = 6 \text{ dB}$ ,  $C_L = 1 \text{ pF}$  differential, f = 140 MHz,  $T = 25^{\circ}$ C.




Figure 5. Small Signal Frequency Response, Gain vs. Frequency at  $A_v$  = 0 dB,  $A_v$  = 6 dB,  $A_v$  = 12 dB, and  $A_v$  = 18 dB




Figure 6. Rise Time,  $V_{OUT}$  vs. Time,  $V_{OUT} = 1 V p - p$ 




Figure 7. Noise Figure vs. Frequency at  $A_V = 6 \, dB$ ,  $A_V = 12 \, dB$ , and  $A_V = 18 \, dB$ 







Figure 8. RTO Noise Spectral Density vs. Frequency at  $A_V = 6 \text{ dB}$ ,  $A_V = 12 \text{ dB}$ , and  $A_V = 18 \text{ dB}$ 









## **Data Sheet**

#### 40 35 OIP3 (dBm) = 6dB Av 30 A = 12dB A<sub>V</sub> = 18dB 25 20 100 200 300 400 500 600 700 800 900 1000 FREQUENCY (MHz)

Figure 11. OIP3 vs. Frequency at  $A_V = 6 dB$ ,  $A_V = 12 dB$ , and  $A_V = 18 dB$ ,  $V_{OUT} = 0.45 V p-p/Tone$ , 2 MHz Spacing








Figure 13. Two Tone IMD3 vs. Frequency,  $A_V = 6 \, dB$ ,  $A_V = 12 \, dB$ , and  $A_V = 18 \, dB$ ,  $V_{OUT} = 0.9 \, V \, p$ -p/Tone, 2 MHz Spacing




Figure 14. Two Tone IMD3 vs. Frequency at  $T_A = -40^{\circ}$ C,  $T_A = +25^{\circ}$ C, and  $T_A = +85^{\circ}$ C,  $A_V = 6$  dB,  $V_{OUT} = 0.45$  V p-p/Tone, 2 MHz Spacing





Figure 15. HD2 vs. Frequency at  $A_V = 6 dB$ ,  $A_V = 12 dB$ , and  $A_V = 18 dB$ ,  $V_{OUT} = 0.9 V p$ -p



 $V_{OUT} = 0.9 V p - p$ 







Figure 17. HD2 and HD3 vs. Frequency at  $T_A = -40^{\circ}$ C,  $+25^{\circ}$ C,  $+85^{\circ}$ C,  $A_V = 6 \, dB, \, V_{OUT} = 0.9 \, V \, p - p$ 













Figure 20. CMRR vs. Frequency,  $A_V = 6 \, dB$ ,  $V_{OUT} = 0.9 \, V \, p$ -p







## **Data Sheet**

#### -50 -55 -60 500MHz 250MHz DISTORTION (dBc) -65 -70 1GHz -75 -80 -85 -90 0.7 0.8 1.2 0.6 0.9 1.0 1.1 1.3 1.4 0.5 1.5 08458-043 V<sub>OUT</sub> (V p-p)

Figure 23. HD3 vs. Output Amplitude @ 250 MHz, 500 MHz, 1 GHz,  $A_V = 6$  dB,  $V_{OUT} = 0.9$  V p-p





Figure 24. Output Overdrive,  $V_{OUT}$  vs. Time,  $V_{IN} = 1 V p$ -p,  $A_V = 12 dB$ 








Figure 26. Output Overdrive Recovery,  $V_{OUT}$  vs. Time,  $V_{IN} = 1 V p$ -p,  $A_V = 12 dB$ , VOCM = 2.4 V

### **TEST CIRCUITS**





## CIRCUIT DESCRIPTION BASIC STRUCTURE

The ADA4960-1 is a low noise, fully differential amplifier/ADC driver that uses a single 5 V supply at 60 mA. This amplifier has buffered inputs that isolate the gain-setting resistor ( $R_G$ ) from the input signals, keeping a constant 10 k $\Omega$  differential input impedance for all gains.

The differential output impedance is 150  $\Omega$ . The gain range is 0 dB to 18 dB and is set using a single resistor ( $R_G$ ).




Figure 30. Basic Structure of the ADA4960-1

The ADA4960-1 can be ac-coupled or dc-coupled at the inputs and/or outputs within the specified input and output common-mode range.

The inputs, VIP and VIN, have a common-mode voltage range of 2.25 V to 2.75 V and are internally set at VCC/2. The outputs, VOP and VON, have a common-mode voltage range of 1.0 V to 2.75 V that can be set externally using the VOCM pin. The VOCM pin is internally set to VCC/2 with no external connection.

The input of the device can be configured as single-ended or differential with similar HD3 distortion results.

## APPLICATIONS INFORMATION

### **BASIC CONNECTIONS**

The basic connections for operating the ADA4960-1 are shown in Figure 33. Connect VCC to 5 V and decouple each supply pin with a low inductance surface-mount ceramic capacitor of 0.1  $\mu$ F placed as close to the device as possible.

In addition, decouple the VOCM pin and the VCI pin by using a 0.1  $\mu F$  capacitor, whether or not they are used as inputs.

For normal operation, the enable pin (PD) should be tied to VCC. When the ADA4960-1 is pulled low, it goes into power-down mode. The VOP and VON outputs are internally biased at VCC/2 with no external source. The output common-mode range can be adjusted in the range of 1 V to 2.75 V by applying an external source voltage to the VCOM pin.

#### INPUT AND OUTPUT INTERFACING

The ADA4960-1 can be configured as a differential-input-todifferential-output driver, as shown in Figure 31.

The differential broadband input is provided by the ETC1-1-13 balun transformer. The two 25  $\Omega$  resistors, R1 and R2, provide the 50  $\Omega$  match to the 50  $\Omega$  ac source. The 0.1  $\mu$ F capacitors, connected in series with the inputs and outputs, isolate the source and balanced load from the internal bias.  $R_{\rm G}$  is the gain-setting resistor. Load  $R_{\rm L}$  should equal 100  $\Omega$  to provide the expected ac performance (see the Specifications section). Different loads can be applied with the gain value described by the gain adjust equation (see the Gain Adjust section).




Figure 31. Differential-Input-to-Differential-Output Configuration

The ADA4960-1 can also be configured as a single-ended-inputto-differential-output driver, as shown in Figure 32. R1 provides the input source match, and R2 balances the input source impedances. The 0.1  $\mu$ F capacitors, connected in series with the inputs and outputs, isolate the source and balanced load from the internal bias. R<sub>G</sub> is the gain-setting resistor. R<sub>L</sub> should equal 100  $\Omega$  to provide the expected ac performance (see the Specifications section).





Figure 32. Single-Ended-Input-to-Differential-Output Configuration



#### **GAIN ADJUST**

The gain of the ADA4960-1 is set with a single resistor,  $R_G$ , connected across the IIP and IIN pins. Because the output impedance is 150  $\Omega$ , the load affects the gain. The voltage gain can be calculated for both differential and single-ended inputs as follows:

$$A_{V} = 4.7 \frac{\left(\frac{150R_{L}}{150 + R_{L}}\right)}{\left(35.5 + R_{G}\right)}$$

where  $R_L$  and  $R_G$  are the load and gain-setting resistors.




Figure 34.  $A_V$  vs.  $R_G$  for  $R_L = 100 \Omega$ ,  $R_L = 200 \Omega$ ,  $R_L = 500 \Omega$ , and  $R_L = 1 k\Omega$ 

Table 5.  $A_{\rm v}$  vs.  $R_{\rm G}$  for  $R_{\rm L}$  = 100  $\Omega,$   $R_{\rm L}$  = 200  $\Omega,$   $R_{\rm L}$  = 500  $\Omega,$  and  $R_{\rm L}$  = 1  $k\Omega$ 

	R <sub>G</sub>				
A <sub>v</sub> (dB)	$R_L = 100 \Omega$	$R_L = 200 \Omega$	$R_L = 500 \Omega$	$R_L = 1 k\Omega$	
0	246	370	505	576	
6	106	167	237	271	
12	35.2	65.7	101	118	
18	0	15.2	32.8	41.7	

### **BANDWIDTH EXTENSION**

The bandwidth of the ADA4960-1 can be extended for both differential and single-ended input configurations by connecting a capacitor,  $C_s$ , in parallel with the gain-setting resistor,  $R_G$ , as shown in Figure 35.





Figure 35. ADA4960-1 with Bandwidth Extension

Figure 36 shows the bandwidth extension for 6 dB and 12 dB gains. Figure 37 shows the recommended C<sub>s</sub> values for most gains (dB).



**C**<sub>S</sub> (**pF**) Figure 37. Recommended C<sub>5</sub> Values for Most Gains

4

2

0

0 0.5

1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0

#### ADC INTERFACING

The ADA4960-1 is a high speed amplifier with linearity performance to drive high speed ADCs up to 1 GHz. Several options are available to the designer to interface with an ADC.

The ADA4960-1 in Figure 38 is a differential input configuration, using an input balun to provide the differential input signal. The 25  $\Omega$  resistors provide the input source match. The ADA4960-1 outputs can be directly connected to the ADC inputs as long as the ADC input common mode is within the output common-mode range of the ADA4960-1. The ADC  $\rm V_{CM}$  output pin is connected to the ADA4960-1 VOCM input pin to align the ADA4960-1 output voltages with the ADC inputs.

A 100  $\Omega$  resistor across the outputs of the ADA4960-1 enhances system bandwidth and distortion performance when the ADA4960-1 is driving an ADC with high input impedance. Lighter load resistance improves distortion performance and lowers the overall bandwidth.




Figure 38. Differential Input Configuration Directly Driving the ADC

The ADA4960-1 in Figure 39 is a single-ended input configuration. The input is matched to the source with 50  $\Omega$  resistors. The ADA4960-1 outputs can be directly connected to the ADC inputs as long as the ADC input common mode is within the output common-mode range of the ADA4960-1.




Figure 39. Single-Ended Input Configuration Directly Driving the ADC

The signal source can be directly connected to the ADA4960-1 inputs as long as the source dc level is within the common-mode input range of the ADA4960-1, as shown in Figure 40.




Figure 40. Single-Ended Input Configuration, DC-Coupled Inputs and Outputs

When the ADC input common mode is outside the output common-mode range of the ADA4960-1, the outputs can be ac-coupled to provide coupling, as shown in Figure 41.




Figure 41. Single-Ended Input Configuration, AC-Coupled to the ADC

#### LINE DRIVER APPLICATIONS


The user accessible gain adjust and bandwidth extension features allow configuration of the ADA4960-1 for line driver and channel equalization applications from dc to 6.5 Gbps.

Because of its extremely low distortion performance and high linearity, the ADA4960-1 can be deployed in cable and backplane channels to extend channel length and improve signaling margin for serial links using receive equalization and transmit pre-emphasis. The ADA4960-1 unidirectional signal path is protocol and encoding agnostic, supporting myriad signaling types such as NRZ and PAM2/4/8/N, coded (8b/10b), uncoded, and out-of-band (SATA-OOB) data.


## ADA4960-1

### **OVERDRIVE AND RECOVERY**

When overdriven, the ADA4960-1 limits its outputs to 3.4 V typical with no overshoot, as shown in Figure 42. This feature protects the ADC from transients, eliminating the need for additional external clamping at the inputs of the ADC.



Recovery from overdrive is 6.7 ns to 1%, 9.3 ns to 0.5%, and 12.6 ns to 0.25% of the final output voltage, see Figure 43.



## LAYOUT, GROUNDING, AND BYPASSING

The ADA4960-1 is a high speed device. Realizing its superior performance requires attention to the details of high speed printed circuit board (PCB) design.

The first requirement is to use a multilayer PCB with solid ground and power planes that cover as much of the board area as possible.

Bypass each power supply pin directly to a nearby ground plane, as close to the device as possible. Use 0.1  $\mu F$  high frequency ceramic chip capacitors.

Provide low frequency bulk by passing, using 10  $\mu F$  tantalum capacitors from each supply to ground.

Stray transmission line capacitance in combination with package parasitics can potentially form a resonant circuit at high frequencies, resulting in excessive gain peaking or possible oscillation.

Signal routing should be short and direct to avoid such parasitic effects. Provide symmetrical layout for complementary signals to maximize balanced performance.

Use radio frequency transmission lines to connect the driver and receiver to the amplifier.

Minimize stray capacitance at the input/output pins by clearing the underlying ground and low impedance planes near these pins.

If the driver/receiver is more than one-eighth of the wavelength from the amplifier, the signal trace widths should be minimal. This nontransmission line configuration requires the underlying and adjacent ground and low impedance planes to be cleared near the signal lines.

The exposed thermal paddle is internally connected to the ground pin of the amplifier. Solder the paddle to the low impedance ground plane on the PCB to ensure the specified electrical performance and to provide thermal relief. To reduce thermal impedance further, it is recommended that the ground planes on all layers under the paddle be connected together with vias.




Figure 44. Recommended PCB Thermal Attach Pad





Figure 45. Cross-Section of a 4-Layer PCB Showing Thermal Via Connection to Buried Ground Plane

## **OUTLINE DIMENSIONS**



#### **ORDERING GUIDE**

			Package	Ordering	
Model <sup>1</sup>	Temperature Range	Package Description	Option	Quantity	Branding
ADA4960-1ACPZ-R2	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-22	250	H23
ADA4960-1ACPZ-RL	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-22	5,000	H23
ADA4960-1ACPZ-R7	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-22	1,500	H23
ADA4960-1ACP-EBZ		Evaluation Board			

<sup>1</sup> Z = RoHS Compliant Part.

©2010–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08458-0-3/17(A)



www.analog.com

Rev. A | Page 19 of 19