

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Pin Configurations	1
Revision History	2
Specifications	4
Electrical Characteristics— $V_S = 5.0\text{ V}$	4
Electrical Characteristics— $V_S = 2.7\text{ V}$	5
Absolute Maximum Ratings	6
Thermal Characteristics	6
ESD Caution.....	6
Typical Performance Characteristics.....	7
Functional Description.....	15
1/f Noise.....	15

REVISION HISTORY

5/2020—Rev. K to Rev. L

Changes to General Description Section	1
Change to Electrical Characteristics— $V_S = 2.7\text{ V}$ Section.....	5
Changes to Ordering Guide.....	22

8/2014—Rev. J to Rev. K

Changes to Figure 36 and Figure 37	12
--	----

2/2014—Rev. I to Rev. J

Moved Revision History.....	3
Changes to Figure 17 and Figure 18.....	9
Updated Outline Dimensions.....	20

4/2011—Rev. H to Rev. I

Updated Outline Dimensions.....	19
Changes to Ordering Guide.....	21

4/2010—Rev. G to Rev. H

Change to Features List	1
Change to General Description Section.....	1
Changes to Table 3	5
Updated Outline Dimensions Section.....	19
Changes to Ordering Guide.....	21

6/2008—Rev. F to Rev. G

Changes to Features Section	1
Changes to Table 5 and Figure 42 Caption.....	12
Changes to 1/f Noise Section and Figure 49.....	14
Changes to Figure 51 Caption and Figure 55.....	15
Changes to Figure 57 Caption and Figure 58 Caption.....	16
Changes to Figure 60 Caption and Figure 61 Caption.....	17
Changes to Figure 64	18

Peak-to-Peak Noise.....	16
Noise Behavior with First-Order, Low-Pass Filter	16
Total Integrated Input-Referred Noise for First-Order Filter	16
Input Overvoltage Protection.....	17
Output Phase Reversal.....	17
Overload Recovery Time	17
Infrared Sensors	18
Precision Current Shunt Sensor.....	19
Output Amplifier for High Precision DACs.....	19
Outline Dimensions.....	20
Ordering Guide	22
Automotive Products	22

2/2008—Rev. E to Rev. F

Renamed TSOT-23 to TSOT	Universal
Deleted Figure 4 and Figure 6	1
Changes to Figure 3 and Figure 4 Captions	1
Changes to Table 1	3
Changes to Table 2.....	4
Changes to Table 4.....	5
Updated Outline Dimensions	19
Changes to Ordering Guide.....	20

5/2005—Rev. D to Rev. E

Changes to Ordering Guide.....	22
--------------------------------	----

1/2005—Rev. C to Rev. D

Added AD8630	Universal
Added Figure 5 and Figure 6	1
Changes to Caption in Figure 8 and Figure 9	7
Changes to Caption in Figure 14	8
Changes to Figure 17	8
Changes to Figure 23 and Figure 24	9
Changes to Figure 25 and Figure 26	10
Changes to Figure 31	11
Changes to Figure 40, Figure 41, Figure 42	12
Changes to Figure 43 and Figure 44	13
Changes to Figure 51	15
Updated Outline Dimensions	20
Changes to Ordering Guide.....	20

10/2004—Rev. B to Rev. C

Updated Formatting	Universal
Added AD8629	Universal
Added SOIC and MSOP Pin Configurations.....	1
Added Figure 48.....	13
Changes to Figure 62	17
Added MSOP Package.....	19
Changes to Ordering Guide.....	22

10/2003—Rev. A to Rev. B

Changes to General Description	1
Changes to Absolute Maximum Ratings	4
Changes to Ordering Guide.....	4
Added TSOT-23 Package.....	15

6/2003—Rev. 0 to Rev. A

Changes to Specifications	3
Changes to Ordering Guide	4
Change to Functional Description	10
Updated Outline Dimensions	15

10/2002—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS— $V_S = 5.0\text{ V}$

$V_S = 5.0\text{ V}$, $V_{CM} = 2.5\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		1	5	μV
Input Bias Current	I_B				10	μV
AD8628/AD8629				30	100	pA
AD8630				100	300	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			1.5	nA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		50	200	pA
Input Voltage Range					250	pA
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to } 5\text{ V}$	0		5	V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	120	140		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 10\text{ k}\Omega$, $V_O = 0.3\text{ V to } 4.7\text{ V}$	115	130		dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	125	145		dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	120	135		dB
				0.002	0.02	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 100\text{ k}\Omega$ to ground	4.99	4.996		V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	4.99	4.995		V
		$R_L = 10\text{ k}\Omega$ to ground	4.95	4.98		V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	4.95	4.97		V
Output Voltage Low	V_{OL}	$R_L = 100\text{ k}\Omega$ to V_+		1	5	mV
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		2	5	mV
		$R_L = 10\text{ k}\Omega$ to V_+		10	20	mV
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		15	20	mV
Short-Circuit Limit	I_{SC}		± 25	± 50		mA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		± 40		mA
Output Current	I_O			± 30		mA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		± 15		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7\text{ V to } 5.5\text{ V}$, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	115	130		dB
Supply Current per Amplifier	I_{SY}	$V_O = V_S/2$		0.85	1.1	mA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		1.0	1.2	mA
INPUT CAPACITANCE						
Differential	C_{IN}			1.5		pF
Common Mode				8.0		pF
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$		1.0		V/ μs
Overload Recovery Time				0.05		ms
Gain Bandwidth Product	GBP			2.5		MHz
NOISE PERFORMANCE						
Voltage Noise	e_n p-p	0.1 Hz to 10 Hz		0.5		$\mu\text{V p-p}$
		0.1 Hz to 1.0 Hz		0.16		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		22		nV/ $\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 10\text{ Hz}$		5		fA/ $\sqrt{\text{Hz}}$

ELECTRICAL CHARACTERISTICS— $V_S = 2.7\text{ V}$

$V_S = 2.7\text{ V}$, $V_{CM} = 1.35\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		1	5	μV
					10	μV
Input Bias Current	I_B			30	100	pA
AD8628/AD8629				100	300	pA
AD8630						
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		1.0	1.5	nA
Input Offset Current	I_{OS}			50	200	pA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			250	pA
Input Voltage Range			0		2.7	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to } 2.7\text{ V}$	115	130		dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	110	120		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 10\text{ k}\Omega$, $V_O = 0.3\text{ V to } 2.4\text{ V}$	110	140		dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	105	130		dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0.002	0.02	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 100\text{ k}\Omega$ to ground	2.68	2.695		V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	2.68	2.695		V
		$R_L = 10\text{ k}\Omega$ to ground	2.67	2.68		V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	2.67	2.675		V
Output Voltage Low	V_{OL}	$R_L = 100\text{ k}\Omega$ to V_+		1	5	mV
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		2	5	mV
		$R_L = 10\text{ k}\Omega$ to V_+		10	20	mV
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		15	20	mV
Short-Circuit Limit	I_{SC}		± 10	± 15		mA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		± 10		mA
Output Current	I_O			± 10		mA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		± 5		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7\text{ V to } 5.5\text{ V}$, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	115	130		dB
Supply Current per Amplifier	I_{SY}	$V_O = V_S/2$		0.75	1.0	mA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0.9	1.2	mA
INPUT CAPACITANCE						
Differential	C_{IN}			1.5		pF
Common Mode				8.0		pF
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$		1		$\text{V}/\mu\text{s}$
Overload Recovery Time				0.05		ms
Gain Bandwidth Product	GBP			2		MHz
NOISE PERFORMANCE						
Voltage Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz		0.5		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		22		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 10\text{ Hz}$		5		$\text{fA}/\sqrt{\text{Hz}}$

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	6 V
Input Voltage	GND – 0.3 V to $V_S + 0.3$ V
Differential Input Voltage ¹	±5.0 V
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	–40°C to +125°C
Junction Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C
ESD AD8628	
HBM 8-Lead SOIC	±7000V
FICDM 8-Lead SOIC	±1500V
FICDM 5-Lead TSOT	±1000V
MM 8-Lead SOIC	±200V
ESD AD8629	
HBM 8-Lead SOIC	±4000V
FICDM 8-Lead SOIC	±1000V
ESD AD8630	
HBM 14-Lead SOIC	±5000V
FICDM 14-Lead SOIC	±1500V
FICDM 14-Lead TSSOP	±1500V
MM 14-Lead SOIC	±200V

¹ Differential input voltage is limited to ±5 V or the supply voltage, whichever is less.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL CHARACTERISTICS

θ_{JA} is specified for worst-case conditions, that is, θ_{JA} is specified for the device soldered in a circuit board for surface-mount packages. This was measured using a standard two-layer board.

Table 4.

Package Type	θ_{JA}	θ_{JC}	Unit
5-Lead TSOT (UJ-5)	207	61	°C/W
5-Lead SOT-23 (RJ-5)	230	146	°C/W
8-Lead SOIC_N (R-8)	158	43	°C/W
8-Lead MSOP (RM-8)	190	44	°C/W
14-Lead SOIC_N (R-14)	105	43	°C/W
14-Lead TSSOP (RU-14)	148	23	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Input Offset Voltage Distribution




Figure 8. Input Offset Voltage Distribution




Figure 6. AD8628 Input Bias Current vs. Input Common-Mode Voltage




Figure 9. Input Offset Voltage Drift




Figure 7. AD8628 Input Bias Current vs. Input Common-Mode Voltage




Figure 10. Output Voltage to Supply Rail vs. Load Current




Figure 11. Output Voltage to Supply Rail vs. Load Current




Figure 14. Supply Current vs. Supply Voltage




Figure 12. AD8628 Input Bias Current vs. Temperature




Figure 15. Open-Loop Gain and Phase vs. Frequency




Figure 13. Supply Current vs. Temperature




Figure 16. Open-Loop Gain and Phase vs. Frequency




Figure 17. Closed-Loop Gain vs. Frequency




Figure 20. Output Impedance vs. Frequency




Figure 18. Closed-Loop Gain vs. Frequency




Figure 21. Large Signal Transient Response




Figure 19. Output Impedance vs. Frequency




Figure 22. Large Signal Transient Response




Figure 23. Small Signal Transient Response




Figure 26. Small Signal Overshoot vs. Load Capacitance




Figure 24. Small Signal Transient Response




Figure 27. Positive Overvoltage Recovery




Figure 25. Small Signal Overshoot vs. Load Capacitance




Figure 28. Negative Overvoltage Recovery




Figure 29. No Phase Reversal




Figure 32. PSRR vs. Frequency




Figure 30. CMRR vs. Frequency




Figure 33. PSRR vs. Frequency




Figure 31. CMRR vs. Frequency




Figure 34. Maximum Output Swing vs. Frequency




Figure 35. Maximum Output Swing vs. Frequency




Figure 38. Voltage Noise Density at 2.7 V from 0 Hz to 2.5 kHz




Figure 36. 0.1 Hz to 10 Hz Noise




Figure 39. Voltage Noise Density at 2.7 V from 0 Hz to 25 kHz




Figure 37. 0.1 Hz to 10 Hz Noise




Figure 40. Voltage Noise Density at 5 V from 0 Hz to 2.5 kHz




Figure 41. Voltage Noise Density at 5 V from 0 Hz to 25 kHz




Figure 44. Output Short-Circuit Current vs. Temperature




Figure 42. Voltage Noise Density at 5 V from 0 Hz to 10 kHz




Figure 45. Output Short-Circuit Current vs. Temperature




Figure 43. Power Supply Rejection vs. Temperature




Figure 46. Output-to-Rail Voltage vs. Temperature




Figure 47. Output-to-Rail Voltage vs. Temperature




Figure 48. AD8629/AD8630 Channel Separation vs. Frequency

FUNCTIONAL DESCRIPTION

The AD8628/AD8629/AD8630 are single-supply, ultrahigh precision rail-to-rail input and output operational amplifiers. The typical offset voltage of less than $1\ \mu\text{V}$ allows these amplifiers to be easily configured for high gains without risk of excessive output voltage errors. The extremely small temperature drift of $2\ \text{nV}/^\circ\text{C}$ ensures a minimum offset voltage error over their entire temperature range of -40°C to $+125^\circ\text{C}$, making these amplifiers ideal for a variety of sensitive measurement applications in harsh operating environments.

The AD8628/AD8629/AD8630 achieve a high degree of precision through a patented combination of auto-zeroing and chopping. This unique topology allows the AD8628/AD8629/AD8630 to maintain their low offset voltage over a wide temperature range and over their operating lifetime. The AD8628/AD8629/AD8630 also optimize the noise and bandwidth over previous generations of auto-zero amplifiers, offering the lowest voltage noise of any auto-zero amplifier by more than 50%.

Previous designs used either auto-zeroing or chopping to add precision to the specifications of an amplifier. Auto-zeroing results in low noise energy at the auto-zeroing frequency, at the expense of higher low frequency noise due to aliasing of wideband noise into the auto-zeroed frequency band. Chopping results in lower low frequency noise at the expense of larger noise energy at the chopping frequency. The AD8628/AD8629/AD8630 family uses both auto-zeroing and chopping in a patented ping-pong arrangement to obtain lower low frequency noise together with lower energy at the chopping and auto-zeroing frequencies, maximizing the signal-to-noise ratio for the majority of applications without the need for additional filtering. The relatively high clock frequency of $15\ \text{kHz}$ simplifies filter requirements for a wide, useful noise-free bandwidth.

The AD8628 is among the few auto-zero amplifiers offered in the 5-lead TSOT package. This provides a significant improvement over the ac parameters of the previous auto-zero amplifiers. The AD8628/AD8629/AD8630 have low noise over a relatively wide bandwidth ($0\ \text{Hz}$ to $10\ \text{kHz}$) and can be used where the highest dc precision is required. In systems with signal bandwidths of from $5\ \text{kHz}$ to $10\ \text{kHz}$, the AD8628/AD8629/AD8630 provide true 16-bit accuracy, making them the best choice for very high resolution systems.

1/f NOISE

1/f noise, also known as pink noise, is a major contributor to errors in dc-coupled measurements. This 1/f noise error term can be in the range of several μV or more, and, when amplified with the closed-loop gain of the circuit, can show up as a large output offset. For example, when an amplifier with a $5\ \mu\text{V}$ p-p 1/f noise is configured for a gain of 1000, its output has $5\ \text{mV}$ of error due to the 1/f noise. However, the AD8628/AD8629/AD8630 eliminate 1/f noise internally, thereby greatly reducing output errors.

The internal elimination of 1/f noise is accomplished as follows. 1/f noise appears as a slowly varying offset to the AD8628/AD8629/AD8630 inputs. Auto-zeroing corrects any dc or low frequency offset. Therefore, the 1/f noise component is essentially removed, leaving the AD8628/AD8629/AD8630 free of 1/f noise.

One advantage that the AD8628/AD8629/AD8630 bring to system applications over competitive auto-zero amplifiers is their very low noise. The comparison shown in Figure 49 indicates an input-referred noise density of $19.4\ \text{nV}/\sqrt{\text{Hz}}$ at $1\ \text{kHz}$ for the AD8628, which is much better than the Competitor A and Competitor B. The noise is flat from dc to $1.5\ \text{kHz}$, slowly increasing up to $20\ \text{kHz}$. The lower noise at low frequency is desirable where auto-zero amplifiers are widely used.




Figure 49. Noise Spectral Density of AD8628 vs. Competition

PEAK-TO-PEAK NOISE

Because of the ping-pong action between auto-zeroing and chopping, the peak-to-peak noise of the AD8628/AD8629/AD8630 is much lower than the competition. Figure 50 and Figure 51 show this comparison.




Figure 50. AD8628 Peak-to-Peak Noise




Figure 51. Competitor A Peak-to-Peak Noise

NOISE BEHAVIOR WITH FIRST-ORDER, LOW-PASS FILTER

The AD8628 was simulated as a low-pass filter (see Figure 53) and then configured as shown in Figure 52. The behavior of the AD8628 matches the simulated data. It was verified that noise is rolled off by first-order filtering. Figure 53 and Figure 54 show the difference between the simulated and actual transfer functions of the circuit shown in Figure 52.




Figure 52. First-Order Low-Pass Filter Test Circuit, $\times 101$ Gain and 3 kHz Corner Frequency




Figure 53. Simulation Transfer Function of the Test Circuit in Figure 52




Figure 54. Actual Transfer Function of the Test Circuit in Figure 52

The measured noise spectrum of the test circuit charted in Figure 54 shows that noise between 5 kHz and 45 kHz is successfully rolled off by the first-order filter.

TOTAL INTEGRATED INPUT-REFERRED NOISE FOR FIRST-ORDER FILTER

For a first-order filter, the total integrated noise from the AD8628 is lower than the noise of Competitor A.




Figure 55. RMS Noise vs. 3 dB Filter Bandwidth in Hz

INPUT OVERVOLTAGE PROTECTION

Although the AD8628/AD8629/AD8630 are rail-to-rail input amplifiers, care should be taken to ensure that the potential difference between the inputs does not exceed the supply voltage. Under normal negative feedback operating conditions, the amplifier corrects its output to ensure that the two inputs are at the same voltage. However, if either input exceeds either supply rail by more than 0.3 V, large currents begin to flow through the ESD protection diodes in the amplifier.

These diodes are connected between the inputs and each supply rail to protect the input transistors against an electrostatic discharge event, and they are normally reverse-biased. However, if the input voltage exceeds the supply voltage, these ESD diodes can become forward-biased. Without current limiting, excessive amounts of current could flow through these diodes, causing permanent damage to the device. If inputs are subject to overvoltage, appropriate series resistors should be inserted to limit the diode current to less than 5 mA maximum.

OUTPUT PHASE REVERSAL

Output phase reversal occurs in some amplifiers when the input common-mode voltage range is exceeded. As common-mode voltage is moved outside the common-mode range, the outputs of these amplifiers can suddenly jump in the opposite direction to the supply rail. This is the result of the differential input pair shutting down, causing a radical shifting of internal voltages that results in the erratic output behavior.

The AD8628/AD8629/AD8630 amplifiers have been carefully designed to prevent any output phase reversal, provided that both inputs are maintained within the supply voltages. If one or both inputs could exceed either supply voltage, a resistor should be placed in series with the input to limit the current to less than 5 mA. This ensures that the output does not reverse its phase.

OVERLOAD RECOVERY TIME

Many auto-zero amplifiers are plagued by a long overload recovery time, often in ms, due to the complicated settling behavior of the internal nulling loops after saturation of the outputs. The AD8628/AD8629/AD8630 have been designed so that internal settling occurs within two clock cycles after output saturation occurs. This results in a much shorter recovery time, less than 10 μ s, when compared to other auto-zero amplifiers. The wide bandwidth of the AD8628/AD8629/AD8630 enhances performance when the parts are used to drive loads that inject transients into the outputs. This is a common situation when an amplifier is used to drive the input of switched capacitor ADCs.




Figure 56. Positive Input Overload Recovery for the AD8628




Figure 57. Positive Input Overload Recovery for Competitor A




Figure 58. Positive Input Overload Recovery for Competitor B

PRECISION CURRENT SHUNT SENSOR

A precision current shunt sensor benefits from the unique attributes of auto-zero amplifiers when used in a differencing configuration, as shown in Figure 63. Current shunt sensors are used in precision current sources for feedback control systems. They are also used in a variety of other applications, including battery fuel gauging, laser diode power measurement and control, torque feedback controls in electric power steering, and precision power metering.




Figure 63. Low-Side Current Sensing

In such applications, it is desirable to use a shunt with very low resistance to minimize the series voltage drop; this minimizes wasted power and allows the measurement of high currents while saving power. A typical shunt might be 0.1 Ω. At measured current values of 1 A, the output signal of the shunt is hundreds of millivolts, or even volts, and amplifier error sources are not critical. However, at low measured current values in the 1 mA range, the 100 μV output voltage of the shunt demands a very low offset voltage and drift to maintain absolute accuracy. Low input bias currents are also needed, so that injected bias current does not become a significant percentage of the measured current. High open-loop gain, CMRR, and PSRR help to maintain the overall circuit accuracy. As long as the rate of change of the current is not too fast, an auto-zero amplifier can be used with excellent results.

OUTPUT AMPLIFIER FOR HIGH PRECISION DACS

The AD8628/AD8629/AD8630 are used as output amplifiers for a 16-bit high precision DAC in a unipolar configuration. In this case, the selected op amp needs to have a very low offset voltage (the DAC LSB is 38 μV when operated with a 2.5 V reference) to eliminate the need for output offset trims. The input bias current (typically a few tens of picoamperes) must also be very low because it generates an additional zero code error when multiplied by the DAC output impedance (approximately 6 kΩ).

Rail-to-rail input and output provide full-scale output with very little error. The output impedance of the DAC is constant and code independent, but the high input impedance of the AD8628/AD8629/AD8630 minimizes gain errors. The wide bandwidth of the amplifiers also serves well in this case. The amplifiers, with settling time of 1 μs, add another time constant to the system, increasing the settling time of the output. The settling time of the AD5541 is 1 μs. The combined settling time is approximately 1.4 μs, as can be derived from the following equation:

$$t_s (TOTAL) = \sqrt{(t_s DAC)^2 + (t_s AD8628)^2}$$





Figure 64. AD8628 Used as an Output Amplifier


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-193-AB

04-06-2017-B


Figure 65. 5-Lead Thin Small Outline Transistor Package [TSOT] (UJ-5)
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A


Figure 67. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)
Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-178-AA

11-01-2016-A


Figure 66. 5-Lead Small Outline Transistor Package [SOT-23] (RJ-5)
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187-AA


Figure 68. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters

10-07-2009-B



COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 69. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-14)
Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 70. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions shown in millimeters

ORDERING GUIDE

Model ^{1, 2}	Temperature Range	Package Description	Package Option	Marking Code
AD8628AUJZ-REEL	–40°C to +125°C	5-Lead TSOT	UJ-5	A0L
AD8628AUJZ-REEL7	–40°C to +125°C	5-Lead TSOT	UJ-5	A0L
AD8628ARZ	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8628ARZ-REEL	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8628ARZ-REEL7	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8628ARTZ-R2	–40°C to +125°C	5-Lead SOT-23	RJ-5	A0L
AD8628ARTZ-REEL7	–40°C to +125°C	5-Lead SOT-23	RJ-5	A0L
AD8628WARZ-R7	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8628WARTZ-RL	–40°C to +125°C	5-Lead SOT-23	RJ-5	A0L
AD8628WARTZ-R7	–40°C to +125°C	5-Lead SOT-23	RJ-5	A0L
AD8628WAUJZ-RL	–40°C to +125°C	5-Lead TSOT	UJ-5	A0L
AD8628WAUJZ-R7	–40°C to +125°C	5-Lead TSOT	UJ-5	A0L
AD8629ARZ	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8629ARZ-REEL	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8629ARZ-REEL7	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8629ARMZ	–40°C to +125°C	8-Lead MSOP	RM-8	A06
AD8629ARMZ-REEL	–40°C to +125°C	8-Lead MSOP	RM-8	A06
AD8629WARZ-RL	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8629WARZ-R7	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8630ARUZ	–40°C to +125°C	14-Lead TSSOP	RU-14	
AD8630ARUZ-REEL	–40°C to +125°C	14-Lead TSSOP	RU-14	
AD8630ARZ	–40°C to +125°C	14-Lead SOIC_N	R-14	
AD8630ARZ-REEL	–40°C to +125°C	14-Lead SOIC_N	R-14	
AD8630ARZ-REEL7	–40°C to +125°C	14-Lead SOIC_N	R-14	
AD8630WARZ-RL	–40°C to +125°C	14-Lead SOIC_N	R-14	
AD8630WARZ-R7	–40°C to +125°C	14-Lead SOIC_N	R-14	

¹ Z = RoHS Compliant Part.² W = Qualified for Automotive Applications.

AUTOMOTIVE PRODUCTS

The [AD8628W/AD8629W/AD8630W](#) models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

NOTES

NOTES