## **TABLE OF CONTENTS**

Features
Applications
Functional Block Diagram 1
General Description
Product Highlights
Revision History
Specifications
AC Performance Characteristics
Timing Characteristics
Timing Diagram5
Absolute Maximum Ratings
ESD Caution6
Pin Configuration and Function Descriptions
Terminology
DAC Section9
Circuit Information
REVISION HISTORY
1/09—Rev. A to Rev. B

Equivalent Circuit Analysis10
Digital Section10
Unipolar Binary Operation (2-Quadrant Multiplication) 10
Bipolar Operation (4-Quadrant Multiplication)11
Low Leakage Configuration11
Programmable Gain Amplifier
Application Hints
Output Offset
General Ground Management
Microprocessor Interfacing
AD7538-to-8086 Interface
AD7538-to-MC68000 Interface
Digital Feedthrough14
Outline Dimensions
Ordering Guide16

Updated Format	Universal
Changes to Table 1	3
Updated Outline Dimensions	15
Changes to Ordering Guide	15

5/87—Rev. 0 to Rev. A

## **SPECIFICATIONS**

 $V_{DD} = 11.4 \ V \ to \ 15.75 \ V^1, \ V_{REF} = 10 \ V; \ V_{PIN3} = V_{PIN4} = 0 \ V, \ V_{SS} = -300 \ mV; \ all \ specifications \ T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted.$ 

Table 1.

Parameter <sup>2</sup>	A, J Versions	B, K Versions	S Version	T Version	Unit	Test Conditions/Comments
ACCURACY						
Resolution	14	14	14	14	Bits	
Relative Accuracy	±2	±1	±2	±1	LSB max	All grades guaranteed monotonic
Differential Nonlinearity	±1	±1	±1	±1	LSB max	Over temperature
Full-Scale Error						Measured using internal R <sub>FB</sub> DAC
+25°C	±4	±4	±4	±4	LSB max	Registers loaded with all 1s
T <sub>MIN</sub> to T <sub>MAX</sub>	±8	±5	±10	±6	LSB max	
Gain Temperature Coefficient <sup>3</sup> ; $\Delta$ Gain/ $\Delta$ Temperature	±2	±2	±2	±2	ppm/°C typ	
Output Leakage Current Iout (Pin 3)						
25°C	±5	±5	±5	±5	nA max	All digital inputs 0 V
T <sub>MIN</sub> to T <sub>MAX</sub>	±10	±10	±20	±20	nA max	$V_{SS} = -300 \text{ mV}$
T <sub>MIN</sub> to T <sub>MAX</sub>	±25	±25	±150	±150	nA max	$V_{SS} = 0 V$
REFERENCE INPUT						
Input Resistance (Pin 1)	3.5	3.5	3.5	3.5	kΩ min	Typical input resistance = $6 \text{ k}\Omega$
	10	10	10	10	kΩ max	
DIGITAL INPUTS						
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	V min	
V <sub>IL</sub> (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I <sub>IN</sub> (Input Current)						
25°C	±1	±1	±1	±1	μA max	$V_{IN} = 0 V \text{ or } V_{DD}$
T <sub>MIN</sub> to T <sub>MAX</sub>	±10	±10	±10	±10	μA max	
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	7	7	7	7	pF max	
POWER SUPPLY						
V <sub>DD</sub> Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V min/V max	Specification guaranteed over this range
V <sub>SS</sub> Range	-200/-500	-200/-500	-200/-500	-200/-500	mV min/ mV max	Specification guaranteed over this range
$I_{DD}$	4	4	4	4	mA max	All digital inputs are V <sub>IL</sub> or V <sub>IH</sub>
	500	500	500	500	μA max	All digital inputs are 0 V or V <sub>DD</sub>

 $<sup>^1</sup>$  Specifications are guaranteed for a  $V_{DD}$  of 11.4 V to 15.75 V. At  $V_{DD} = 5$  V, the device is fully functional with degraded specifications.

<sup>&</sup>lt;sup>2</sup> Temperature range as follows: J, K Versions: 0°C to +70°C A, B Versions: –25°C to +85°C S, T Versions: –55°C to +125°C

<sup>&</sup>lt;sup>3</sup> Sample tested to ensure compliance.

#### **AC PERFORMANCE CHARACTERISTICS**

These characteristics are included for design guidance only and are not subject to test.  $V_{DD} = 11.4 \text{ V}$  to 15.75 V,  $V_{REF} = 10 \text{ V}$ ,  $V_{PIN3} = V_{PIN4} = 0 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$  or -300 mV, output amplifier is AD711 except where noted.

Table 2.

Developmentary	T <sub>A</sub> = 25°0		I I mit	Tank Conditional Community
Parameter	T <sub>A</sub> = T <sub>MIN</sub>	, I MAX	Unit	Test Conditions/Comments
Output Current Settling Time	1.5		μs max	To 0.003% of full-scale range
				$I_{OUT}$ load= 100 Ω, $C_{EXT}$ = 13 pF DAC register alternately loaded with all 1s and all 0s; typical value of settling time is 0.8 µs
Digital-to-Analog Glitch Impulse	20		nV-sec typ	Measured with $V_{REF} = 0$ V. $I_{OUT}$ load = 100 $\Omega$ , $C_{EXT} = 13$ pF; DAC register alternately loaded with all 1s and all 0s
Multiplying Feedthrough Error	3	5	mV p-p typ	$V_{REF} = \pm 10 \text{ V}$ , 10 kHz sine wave DAC
				Register loaded with all 0s
Power Supply Rejection				
$\Delta Gain/\Delta V_{DD}$	±0.01	±0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance				
C <sub>OUT</sub> (Pin 3)	260	260	pF max	DAC register loaded with all 1s
C <sub>OUT</sub> (Pin 3)	130	130	pF max	DAC register loaded with all 0s
Output Noise Voltage Density				
(10 Hz to 100 kHz)	15		nV√Hz typ	Measured between R <sub>FB</sub> and I <sub>OUT</sub>

#### **TIMING CHARACTERISTICS**

 $V_{\text{DD}} = 11.4 \text{ V}$  to 15.75 V,  $V_{\text{REF}} = 10 \text{ V}$ ,  $V_{\text{PIN3}} = V_{\text{PIN4}} = 0 \text{ V}$ ,  $V_{\text{SS}} = 0 \text{ V}$  or -300 mV. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$  unless otherwise noted. See Figure 2 for a timing diagram.


Table 3.

Parameter <sup>1</sup>	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = 0^{\circ}C$ to $+70^{\circ}C$ $T_A = -25^{\circ}C$ to $+85^{\circ}C$	Limit at $T_A = -55^{\circ}C$ to $+125^{\circ}C$	Unit	Test Conditions/Comments
- rarameter			2	_	
t <sub>1</sub>	0	0	0	ns min	CS to WR setup time
$t_2$	0	0	0	ns min	CS to WR hold time
t <sub>3</sub>	170	200	240	ns min	LDAC pulse width
t <sub>4</sub>	170	200	240	ns min	Write pulse width
<b>t</b> <sub>5</sub>	140	160	180	ns min	Data setup time
t <sub>6</sub>	20	20	30	ns min	Data hold time

<sup>&</sup>lt;sup>1</sup> Temperature range as follows: J, K Versions: 0°C to +70°C A, B Versions: −25°C to +85°C S, T Versions: −55°C to +125°C

Rev. B | Page 4 of 16

#### **TIMING DIAGRAM**



- NOTES 
  1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURES FROM 10% TO 90% OF 5V,  $t_R = t_F = 20 \text{ns}$ .  $V_{\text{LL}} + V_{\text{LL}}$
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH} + V_{IL}}{2}$
- 3. IF  $\overline{\text{LDAC}}$  IS ACTIVATED PRIOR TO THE RISING EDGE OF  $\overline{\text{WR}}$ , THEN IT MUST STAY LOW FOR  $t_3$  OR LONGER AFTER  $\overline{\text{WR}}$  GOES HIGH.

Figure 2. Timing Diagram

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = +25$ °C unless, otherwise stated.

#### Table 4.

Parameter	Rating
V <sub>DD</sub> (Pin 23) to DGND	−0.3 V, +17 V
V <sub>SS</sub> (Pin 24) to AGND	−15 V, +0.3 V
V <sub>REF</sub> (Pin 1) to AGND	±25 V
V <sub>RFB</sub> (Pin 2) to AGND	±25 V
Digital Input Voltage (Pins 6 to 22)	
to DGND	-0.3 V, V <sub>DD</sub> +0.3 V
V <sub>PIN3</sub> to DGND	-0.3 V, V <sub>DD</sub> +0.3 V
AGND to DGND	-0.3 V, V <sub>DD</sub> +0.3 V
Power Dissipation (Any Package)	
To 75°C	1000 mW
Derates Above 75°C	10 mW/°C
Operating Temperature Range	
Commercial (J, K Versions)	0°C to +70°C
Industrial (A, B Versions)	−25°C to +85°C
Extended (S, T Versions)	−55°C to +125°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

**Table 5. Pin Function Description** 

Pin No.	Mnemonic	Description					
1	V <sub>REF</sub>	Voltage Referen	Voltage Reference.				
2	R <sub>FB</sub>	Feedback Resist	or. Used to close	the loop around an e	external op amp.		
3	louт	Current Output	Terminal.				
4	AGND	Analog Ground					
5	DGND	Digital Ground.					
6 to 19	DB13 to DB0	Data Inputs. Bit	DB13 (MSB) to Bi	t DB0 (LSB).			
20	LDAC	Chip Select Inp	ut. Active low.				
21	<del>cs</del>	Asynchronous L	oad DAC Input.	Active low.			
22	WR	Write Input. Act	ive low.				
		<u>cs</u>	LDAC	WR	Operation		
		0	1	0	Load input register.		
		1	0	X <sup>1</sup>	Load DAC register from input register.		
		0	0	0	Input and DAC registers are transparent.		
		1	1	X <sup>1</sup>	No operation.		
		X <sup>1</sup>	1	1	No operation.		
23	$V_{DD}$	+12 V to +15 V S	Supply Input.				
24	Vss				on. To implement low leakage system, the pin should be commended circuitry.		

 $<sup>^{1}</sup>$  X = don't care.

### **TERMINOLOGY**

#### **Relative Accuracy**

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in least significant bits or as a percentage of full-scale reading.

#### **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum over the operating temperature range ensures monotonicity.

#### **Gain Error**

Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after the offset error has been adjusted out and is expressed in least significant bits. Gain error is adjustable to zero with an external potentiometer.

#### Digital-To-Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called digital-to-analog glitch impulse. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. It is measured with  $V_{\text{REF}} = AGND$ .

#### **Output Capacitance**

This is the capacitance from I<sub>OUT</sub> to AGND.

#### **Output Leakage Current**

Output leakage current is current which appears at  $I_{\text{OUT}}$  with the DAC register loaded to all 0s.

#### **Multiplying Feedthrough Error**

This is the ac error due to capacitive feedthrough from the  $V_{\text{REF}}$  terminal to  $I_{\text{OUT}}$  with the DAC register loaded to all zeros.

## **DAC SECTION**

Figure 4 shows a simplified circuit diagram for the AD7538 DAC section. The three MSBs of the 14-bit data word are decoded to drive the seven switches (A to G). The 11 LSBs of the data word consist of an R-2R ladder operated in a current steering configuration.

The R-2R ladder current is ¼ of the total reference input current. % current flows in the parallel ladder structure.

Switch A to Switch G steer equally weighted currents between  $I_{\textsc{Out}}$  and AGND.

Because the input resistance at  $V_{\text{REF}}$  is constant, it may be driven by a voltage source or a current source of positive or negative polarity.




Figure 4. Simplified Circuit Diagram for the AD7538 DAC Section

# CIRCUIT INFORMATION EQUIVALENT CIRCUIT ANALYSIS

Figure 5 shows an equivalent circuit for the analog section of the AD7538 DAC. The current source  $I_{\text{LEAKAGE}}$  is composed of surface and junction leakages. The  $R_{\text{O}}$  resistor denotes the equivalent output resistance of the DAC, which varies with input code.  $C_{\text{OUT}}$  is the capacitance due to the current steering switches and varies from about 90 pF to 180 pF (typical values) depending upon the digital input.  $g(V_{\text{REF}},\,N)$  is the Thevenin equivalent voltage generator due to the reference input voltage,  $V_{\text{REF}}$ , and the transfer function of the DAC ladder, N.




Figure 5. AD7538 Equivalent Analog Output Circuit

#### **DIGITAL SECTION**

The digital inputs are designed to be both TTL and 5 V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 1 nA. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 V and 5 V logic levels.

## UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 6 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 6 is given in Table 6.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when high-speed op amps are used.




Figure 6. Unipolar Binary Operation

Table 6. Unipolar Binary Code Table

Binary Number In DAC Register		
MSB	LSB	Analog Output, V <sub>OUT</sub>
11 1111 11	11 1111	-V <sub>IN</sub> (16,383/16,384)
10 0000 000	00 0000	$-V_{IN}(8192/16,384) = -\frac{1}{2}V_{IN}$
00 0000 000	00 0001	-V <sub>IN</sub> (1/16,384)
00 0000 000	0000	ov

For zero offset adjustment, the DAC register is loaded with all 0s and amplifier offset ( $V_{OS}$ ) adjusted so that  $V_{OUT}$  is 0 V. Adjusting  $V_{OUT}$  to 0 V is not necessary in many applications, but it is recommended that  $V_{OS}$  be no greater than ( $25 \times 10^{-6}$ ) ( $V_{REF}$ ) to maintain specified DAC accuracy (see the Application Hints section).

Full-scale trimming is accomplished by loading the DAC register with all 1s and adjusting R1 so that  $V_{\rm OUTA} = -V_{\rm IN}$  (16,383/16,384). For high temperature operation, resistors and potentiometers should have a low temperature coefficient. In many applications, because of the excellent gain TC and gain error specifications of the AD7538, gain error trimming is not necessary. In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

## BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 8. Offset binary coding is used. The code table for Figure 8 is given in Table 7.

With the DAC loaded to 10 0000 0000 0000, adjust R1 for  $V_{\rm O}$  = 0 V. Alternatively, one can omit R1 and R2 and adjust the ratio of R5 and R6 for  $V_{\rm O}$  = 0 V. Full-scale trimming can be accomplished by adjusting the amplitude of  $V_{\rm IN}$  or by varying the value of R7.

The values given for R1, R2 are the minimum necessary to calibrate the system for Resistors R5, R6, R7 ratio matched to 0.1%. System linearity error is independent of resistor ratio matching and is affected by DAC linearity error only.

When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

#### LOW LEAKAGE CONFIGURATION

For CMOS multiplying DAC, as the device is operated at higher temperatures, the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7538 features a leakage reduction configuration to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If Vss (Pin 24) is tied to AGND then the DAC exhibits normal output leakage currents at high temperatures. To use the low leakage facility, Vss should be tied to a voltage of approximately -0.3 V as in Figure 6 and Figure 8. A simple resistor divider (R3, R4) produces approximately -300 mV from -15 V. The C2 capacitor in parallel with R3 is an integral part of the low leakage configuration and must be 4.7  $\mu F$  or greater. Figure 7 is a plot of leakage current vs. temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.

Table 7. Bipolar Code Table for the Offset Binary Circuit of Figure 8

Binary Number In DAC Register			
MSB	LSB	Analog Output V <sub>o∪T</sub>	
11 1111 11	11 1111	+V <sub>IN</sub> (8191/8192)	
10 0000 00	00 0001	+V <sub>IN</sub> (1/8192)	
10 0000 00	00 0000	0 V	
01 1111 11	11 1111	-V <sub>IN</sub> (1/8192)	
00 0000 00	00 0000	-V <sub>IN</sub> (8191/8192)	





Figure 7. Graph of Typical Leakage Current vs. Temperature for AD7538



Rev. B | Page 11 of 16

#### **PROGRAMMABLE GAIN AMPLIFIER**

The circuit shown in Figure 9 provides a programmable gain amplifier (PGA). In it the DAC behaves as a programmable resistance and thus allows the circuit gain to be digitally controlled.




Figure 9. Programmable Gain Amplifier (PGA)

The transfer function of Figure 9 is:

$$Gain = \frac{V_{OUT}}{V_{IN}} = -\frac{R_{EQ}}{R_{FB}} \tag{1}$$

 $R_{\text{EQ}}$  is the equivalent transfer impedance of the DAC from the  $V_{\text{REF}}$  pin to the  $I_{\text{OUT}}$  pin and can be expressed as

$$R_{EQ} = \frac{2^n R_{IN}}{N} \tag{2}$$

where:

*n* is the resolution of the DAC.

*N* is the DAC input code in decimal.

 $R_{IN}$  is the constant input impedance of the DAC ( $R_{IN} = R_{LAD}$ ).

Substituting this expression into Equation 1 and assuming zero gain error for the DAC ( $R_{\rm IN}=R_{\rm FB}$ ), the transfer function simplifies to

$$\frac{V_{OUT}}{V_{IN}} = -\frac{2^n}{N} \tag{3}$$

The ratio  $N/2^n$  is commonly represented by the term, D, and, as such, is the fractional representation of the digital input word.

$$\frac{V_{OUT}}{V_{IN}} = -\frac{2^n}{N} = \frac{-1}{D} \tag{4}$$

Equation 4 indicates that the gain of the circuit can be varied from 16,384 down to unity (actually 16,384/16,383) in 16,383 steps. The all 0s code is never applied. This avoids an open-loop condition thereby saturating the amplifier. With the all 0s code excluded there remains  $(2^n - 1)$  possible input codes allowing a choice of  $(2^n - 1)$  output levels. In decibels the dynamic range is

$$20\log_{10}\frac{V_{OUT}}{V_{IN}} = 20\log_{10}(2^{n} - 1) = 84 \text{ dB}$$

## APPLICATION HINTS OUTPUT OFFSET

CMOS DACs in circuits such as Figure 6 and Figure 8 exhibit a code dependent output resistance, which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the DAC nonlinearity, depends on  $V_{\rm OS}$ , where  $V_{\rm OS}$  is the amplifier input offset voltage. To maintain specified accuracy with  $V_{\rm REF}$  at 10 V, it is recommended that  $V_{\rm OS}$  be no greater than 0.25 mV, or (25  $\times$  10 $^{-6}$ ) (V\_REF), over the temperature range of operation. The AD711 is a suitable op amp. The op amp has a wide bandwidth and high slew rate and is recommended for ac and other applications requiring fast settling.

#### **GENERAL GROUND MANAGEMENT**

Because the AD7538 is specified for high accuracy, it is important to use a proper grounding technique. AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7538. In more complex systems where the AGND and DGND intertie on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7538 AGND and DGND pins (1N914 or equivalent).

#### MICROPROCESSOR INTERFACING

The AD7538 is designed for easy interfacing to 16-bit microprocessors and can be treated as a memory mapped peripheral. This reduces the amount of external logic needed for interfacing to a minimal.

#### AD7538-TO-8086 INTERFACE

Figure 10 shows the 8086 processor interface to a single device. In this setup, the double buffering feature (using LDAC) of the DAC is not used. The 14-bit word is written to the DAC in one MOVE instruction and the analog output responds immediately.




Figure 10. AD7538-to-8086 Interface Circuit

In a multiple DAC system, the double buffering of the AD7538 allows the user to simultaneously update all DACs. In Figure 11, a 14-bit word is loaded to the input registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (that is,  $\overline{\text{LDAC}}$ ) is brought low, updating all the DACs simultaneously.




Figure 11. AD7538-to-8086 Interface: Multiple DAC System

#### AD7538-TO-MC68000 INTERFACE

Figure 12 shows the MC68000 processor interface to a single device. In this setup, the double buffering feature of the DAC is not used and the appropriate data is written into the DAC in one MOVE instruction.




Figure 12. AD7538-to-MC68000 Interface

#### **DIGITAL FEEDTHROUGH**

The digital inputs to the AD7538 are directly connected to the microprocessor bus in the preceding interface configurations. These inputs are constantly changing even when the device is not selected. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this digital feedthrough isolate the DAC from the noise source. Figure 13 shows an interface circuit, which uses this technique. All data inputs are latched from the bus by the  $\overline{\text{CS}}$  signal. One may also use other means, such as peripheral interface devices, to reduce the digital feedthrough.





Figure 13. AD7538 Interface Circuit Using Latches to Minimize Digital Feedthrough

## **OUTLINE DIMENSIONS**



#### **COMPLIANT TO JEDEC STANDARDS MS-001**

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.


Figure 14. 24-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-24-1) Dimensions shown in inches and (millimeters)

0.098 (2.49) 0.005 (0.13) MIN MAX 0.310 (7.87) 0.220 (5.59) 12 PIN 0.060 (1.52) 0.320 (8.13) 0.200 (5.08) MAX 0.015 (0.38) 0.290 (7.37) 0.150 (3.81) MIN 0.015 (0.38) 0.008 (0.20) 0.200 (5.08) → <del>| </del> 0.070 (1.78) SEATING PLANE 0.125 (3.18) (2.54) BSC 0.030 (0.76) 0.023 (0.58) 0.014 (0.36)

> CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

> > Figure 15. 24-Lead Ceramic Dual In-Line Package [CERDIP] (Q-24-1)

Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-013-AD CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 16. 24-Lead Standard Small Outline Package [SOIC\_W] Wide Body (RW-24) Dimensions shown in millimeters and (inches)

#### **ORDERING GUIDE**

Model	Temperature Range	Relative Accuracy	Full-Scale Error	Package Description	Package Option
AD7538JN	0°C to +70°C	±2 LSB	±8 LSB	24-Lead PDIP	N-24-1
AD7538JNZ <sup>1</sup>	0°C to +70°C	±2 LSB	±8 LSB	24-Lead PDIP	N-24-1
AD7538KN	0°C to +70°C	±1 LSB	±5 LSB	24-Lead PDIP	N-24-1
AD7538KNZ <sup>1</sup>	0°C to +70°C	±1 LSB	±5 LSB	24-Lead PDIP	N-24-1
AD7538JR	0°C to +70°C	±2 LSB	±8 LSB	24-Lead SOIC_W	RW-24
AD7538JR-REEL	0°C to +70°C	±2 LSB	±8 LSB	24-Lead SOIC_W	RW-24
AD7538JRZ <sup>1</sup>	0°C to +70°C	±2 LSB	±8 LSB	24-Lead SOIC_W	RW-24
AD7538JRZ-REEL <sup>1</sup>	0°C to +70°C	±2 LSB	±8 LSB	24-Lead SOIC_W	RW-24
AD7538KR	0°C to +70°C	±1 LSB	±5 LSB	24-Lead SOIC_W	RW-24
AD7538KR-REEL	0°C to +70°C	±1 LSB	±5 LSB	24-Lead SOIC_W	RW-24
AD7538KRZ <sup>1</sup>	0°C to +70°C	±1 LSB	±5 LSB	24-Lead SOIC_W	RW-24
AD7538KRZ-REEL <sup>1</sup>	0°C to +70°C	±1 LSB	±5 LSB	24-Lead SOIC_W	RW-24
AD7538AQ	−25°C to +85°C	±2 LSB	±8 LSB	24-Lead CERDIP	Q-24-1
AD7538BQ	−25°C to +85°C	±1 LSB	±5 LSB	24-Lead CERDIP	Q-24-1
AD7538SQ	−55°C to +125°C	±2 LSB	±10 LSB	24-Lead CERDIP	Q-24-1
AD7538TQ	−55°C to +125°C	±1 LSB	±6 LSB	24-Lead CERDIP	Q-24-1

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.



Rev. B | Page 16 of 16