

2. Features and benefits

- Sophisticated speaker-boost and protection algorithm that maximizes speaker performance while protecting the speaker:
 - ◆ Fully embedded software, no additional license fee or porting required
 - ◆ Total integrated solution that includes DSP, amplifier, DC-to-DC, sensing and more
- Adaptive excursion control - guarantees that the speaker membrane excursion never exceeds its rated limit
- Real-time temperature protection - direct measurement ensures that voice coil temperature never exceeds its rated limit
- Environmentally aware - automatically adapts speaker parameters to acoustic and thermal changes including compensation for speaker-box leakage
- Speaker error detection (detects faulty speakers and enclosures)
- Output power: 3.6 W (RMS) into 8 Ω at 3.6 V supply voltage (THD = 1 %)
- Clip avoidance - DSP algorithm prevents clipping even with sagging supply voltage
- Bandwidth extension option to increase low frequency response
- Compatible with standard Acoustic Echo Cancellers (AECs)
- High efficiency and low power dissipation
- Wide supply voltage range (fully operational from 2.7 V to 5.5 V)
- Two I²S inputs to support two audio sources
- I²C-bus control interface (400 kHz)
- Dedicated speech mode with speech activity detector
- Speaker current and voltage monitoring (via the I²S-bus) for Acoustic Echo Cancellation (AEC) at the host
- Fully short-circuit proof across the load and to the supply lines
- Sample frequencies from 8 kHz to 48 kHz supported
- 3 bit clock/word select ratios supported (32x, 48x, 64x)
- Option to route I²S input direct to I²S output to allow a second I²S output slave device to be used in combination with the TFA9890A
- TDM interface supported (with limited functionality)
- Volume control
- Low RF susceptibility
- Input clock jitter insensitive interface
- Thermally protected
- 15 kV system-level ESD protection without external components
- 'Pop noise' free at all mode transitions

3. Applications

- Mobile phones
- Tablets
- Portable Navigation Devices (PND)
- Notebooks/Netbooks
- MP3 players and portable media players
- Small audio systems

4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{BAT}	battery supply voltage	on pin V_{BAT}	2.7	-	5.5	V
V_{DDD}	digital supply voltage	on pin V_{DDD}	1.65	1.8	1.95	V
I_{BAT}	battery supply current	on pin V_{BAT} and in DC-to-DC converter coil; Operating modes with load; DC-to-DC converter in Adaptive Boost mode (no output signal, $V_{BAT} = 3.6$ V, $V_{DDD} = 1.8$ V)	-	4	-	mA
		Power-down mode	-	1	-	μ A
I_{DDD}	digital supply current	on pin V_{DDD} ; Operating modes; SpeakerBoost Protection activated	-	20	-	mA
		on pin V_{DDD} ; Operating modes; CoolFlux DSP bypassed	-	6	-	mA
		on pin V_{DDD} ; Power-down mode; BCK1 = WS1 = DATA1 = BCK2 = WS2 = DATA2 = DATA3 = 0 V	-	10	-	μ A
$P_{O(RMS)}$	RMS output power	THD+N = 1 %; CLIP = 0				
		$R_L = 8 \Omega$; $f_s = 48$ kHz	-	3.6	-	W
		$R_L = 8 \Omega$; $f_s = 32$ kHz	-	3.7	-	W

5. Ordering information

Table 2. Ordering information

Type number	Package		
	Name	Description	Version
TFA9890AUK	WLCSP49	wafer level chip-size package; 49 bumps; 3.37 x 2.97 mm	TFA9890AUK

6. Block diagram





Fig 1. Block diagram

7. Pinning information

7.1 Pinning



	1	2	3	4	5	6	7
A	WS1	DATAI1	DATAO	INT	GNDD	OUTB	V _{DDP}
B	BCK1	GNDD	DATAI3	RST	GNDD	GNDD	V _{DDP}
C	DATAI2	GNDD	TEST4	TEST5	GNDD	OUTA	V _{DDP}
D	WS2	GNDD	TEST3	TEST6	GNDD	n.c.	n.c.
E	BCK2	GNDD	TEST2	TEST7	GNDB	INB	BST
F	SDA	ADS1	ADS2	GNDD	GNDB	INB	BST
G	SCL	V _{BAT}	V _{DDD}	GNDD	GNDB	INB	BST

Transparent top view

Fig 3. Bump mapping

Table 3. Pinning

Symbol	Pin	Type	Description
WS1	A1	I	digital audio word select input 1
DATAI1	A2	I	digital audio data input 1
DATAO	A3	O	digital audio data output
INT	A4	O	interrupt output
GNDD	A5	P	digital ground
OUTB	A6	O	inverting output
V _{DDP}	A7	P	power supply voltage
BCK1	B1	I	digital audio bit clock input 1
GNDD	B2	P	digital ground
DATAI3	B3	I	digital audio data input 3
RST	B4	I	reset input
GNDD	B5	P	power ground
GNDD	B6	P	power ground
V _{DDP}	B7	P	power supply voltage
DATAI2	C1	I	digital audio data input 2
GNDD	C2	P	digital ground
TEST4	C3	O	test signal input 4; for test purposes only, connect to PCB ground
TEST5	C4	O	test signal input 5; for test purposes only, connect to PCB ground
GNDD	C5	P	digital ground
OUTA	C6	O	non-inverting output
V _{DDP}	C7	P	power supply voltage
WS2	D1	I	digital audio word select input 2
GNDD	D2	P	digital ground
TEST3	D3	O	test signal input 3; for test purposes only, connect to PCB ground
TEST6	D4	O	test signal input 6; for test purposes only, connect to PCB ground
GNDD	D5	P	digital ground
n.c.	D6	-	not connected ^[1]
n.c.	D7	-	not connected ^[1]
BCK2	E1	I	digital audio bit clock input 2
GNDD	E2	P	digital ground
TEST2	E3	O	test signal input 2; for test purposes only, connect to PCB ground
TEST7	E4	O	test signal input 7; for test purposes only, connect to PCB ground
GNDB	E5	P	boosted ground
INB	E6	P	DC-to-DC boost converter input
BST	E7	O	boosted supply voltage output
SDA	F1	I/O	I ² C-bus data input/output
ADS1	F2	I	address select input 1
ADS2	F3	I	address select input 2
GNDD	F4	P	digital ground
GNDB	F5	P	boosted ground
INB	F6	P	DC-to-DC boost converter input

Table 3. Pinning ...continued

Symbol	Pin	Type	Description
BST	F7	O	boosted supply voltage output
SCL	G1	I	I ² C-bus clock input
V _{BAT}	G2	P	battery supply voltage sense input
V _{DDD}	G3	P	digital supply voltage
GNDD	G4	P	digital ground
GNDB	G5	P	boosted ground
INB	G6	P	DC-to-DC boost converter input
BST	G7	O	boosted supply voltage output

[1] Can be used to simplify routing to OUTA (see [Figure 3](#)).

8. Functional description

The TFA9890A is a highly efficient mono Bridge Tied Load (BTL) class-D audio amplifier with a sophisticated SpeakerBoost protection algorithm. [Figure 1](#) is a block diagram of the TFA9890A.

It contains three I²S input interfaces and one I²S output interface. One of I²S inputs DATA1 and DATA2 can be selected as the audio input stream. The third I²S input, DATA3, is provided to support stereo applications. A 'pass-through' option allows one of the I²S input interfaces to be connected directly to the I²S output. The pass-through option is provided to allow an I²S output slave device (e.g. a CODEC), connected in parallel with the TFA9890A, to be routed directly to the audio host via the I²S output.

The I²S output signal on DATAO can be configured to transmit the DSP output signal, amplifier output current information, DATA3 Left or Right signal information or amplifier gain information. The gain information can be used to facilitate communication between two devices in stereo applications.

A SpeakerBoost protection algorithm, running on a CoolFlux Digital Signal Processor (DSP) core, maximizes the acoustical output of the speaker while limiting membrane excursion and voice coil temperature to a safe level. The mechanical protection implemented guarantees that speaker membrane excursion never exceeds its rated limit, to an accuracy of 10 %. Thermal protection guarantees that the voice coil temperature never exceeds its rated limit, to an accuracy of ± 10 °C. Furthermore, advanced signal processing ensures that the audio quality is always acceptable.

The protection algorithm implements an adaptive loudspeaker model that is used to predict the extent of membrane excursion. The model is continuously updated to ensure that the protection scheme remains effective even when speaker parameter values change or the acoustic enclosure is modified.

Output sound pressure levels are boosted within given mechanical, thermal and quality limits. An optional Bandwidth extension mode extends the low frequency response up to a predefined limit before maximizing the output level. This mode is suitable for listening to high-quality music in quiet environments.

The frequency response of the TFA9890A can be modified via ten fully programmable cascaded second-order biquad filters. The first two biquads are processed with 48-bit double precision; biquads 3 to 8 are processed with 24-bit single precision.

At low battery voltage levels, the gain is automatically reduced to limit battery current. The output volume can be controlled by the SpeakerBoost protection algorithm or by the host application (external). In the latter case, the boost features of the SpeakerBoost protection algorithm must be disabled to avoid neutralizing external volume control.

The SpeakerBoost protection algorithm output is converted into two pulse width modulated (PWM) signals which are then injected into the class-D audio amplifier. The 3-level PWM scheme supports filterless speaker drive.

An adaptive DC-to-DC converter boosts the battery supply voltage in line with the output of the SpeakerBoost protection algorithm. It switches to Follower mode ($V_{BST} = V_{BAT}$; no boost) when the audio output voltage is lower than the battery voltage.

8.1 Amplifier operating modes

The TFA9890A supports five operating modes:

- **Power-down mode**, with low supply current
- **Operating mode**, in which the amplifier is fully operational
- **Mute mode**, in which the class-D output is switching but the audio input signal is suppressed
- **Off mode**, in which the device is biased, but the class-D output is floating
- **Fault mode**, when a protection mechanism (other than SpeakerBoost protection) has been activated

8.1.1 Power-down mode

Power consumption is at a minimum in Power-down mode. The TFA9890A switches to Power-down mode when:

- the reset input (pin RST) goes HIGH (all digital circuits, including the DSP and RAM memory, are reset)
- V_{DD} is switched off (< 0.8 V), triggering a complete reset of the TFA9890A
- I²C control bit I2CR is set to 1 (only the I²C registers are reset, the DSP and RAM remain configured)
- I²C control bit PWDN is set to 1 (the default setting, the TFA9890A is not reset when PWDN is set to 1)
- there is no valid clock signal on I²S inputs BCK or WS (removing the I²S clock signals does not cause the TFA9890A to be reset)

The I²C-bus remains operational in Power-down mode with the PWM outputs floating.

8.1.2 Operating mode

Operating mode is selected by applying a valid clock signal (see [Section 8.3](#)) to the WS and BCK inputs.

In Operating mode, I²S data input 1 or 2 (DATAI1/DATAI2) is used as the audio input. By default, the digital audio signal is processed in the CoolFlux DSP. The processed audio signal is converted into a 3-level modulated PWM signal that is fed to the output terminals.

By default, the CoolFlux DSP protects the speaker in Operating mode. When the DSP is bypassed, the I²S audio input is fed directly to the amplifier with fixed gain. The peak output voltage is 8 V at –6 dBFS. If the input voltage is above this level, the output will clip and the DC-to-DC converter output may be distorted.

Without speaker protection, a high output voltage can damage the speaker. To avoid over-driving the speaker, it is advised only to bypass the DSP at reduced input levels and not to use the boost converter (see [Section 8.4](#)) when the CoolFlux DSP is bypassed.

Remark: In Operating mode, the TFA9890A expects the same frequency on WS as was selected via bits I2SSR in the I²S control register (i.e. the input sample rate).

8.1.3 Mute mode

Soft muting is used to prevent audible pop noise. The transition from Operating mode to Mute mode and from Mute mode to Operating mode is implemented using an exponential function. The transition time is about 10 ms for a 48 kHz I²S input signal, and it scales with the frequency of the input signal. The I²S signal must be stable during the transition time.

Mute mode is implemented in the CoolFlux DSP core and is only available when CoolFlux is not bypassed.

8.1.4 Off mode

In off mode, the outputs of the class-D amplifier are floating and the device is fully biased. The transition to Off mode can be direct, or can be combined with a soft mute (providing the CoolFlux DSP is not bypassed; the I²S clock and WS signals must be stable when soft mute is activated).

8.1.5 Fault mode

The TFA9890A switches to Fault mode when a protection mechanism is triggered. In Fault mode, the class-D outputs are floating.

8.2 I²S interface and channel selection

I²S input interfaces 1 and 2 (DATAI1 and DATAI2) are multiplexed internally to the I²S interface block (see [Figure 1](#)). I²C control bit ISEL is used to select the I²S interface. The word select or bit clock signal of the selected I²S input can be used as the reference signal for the I²S input interface, the I²S output interface and the Phased Locked Loop (PLL). To prevent pop and click noise, the TFA9890A should be in Off mode when the value of ISEL is changed.

Note that the PLL clock is used as a reference for the entire chip. Crosstalk to the I²S clock must also be prevented in the application. Extreme clock jitter can affect the reliability of speaker measurements.

The I²S output, DATAO, can be enabled (active) or disabled (floating). DATAO can also be connected directly to DATAI1, DATAI2 or DATAI3 by selecting pass-through mode.

8.3 Interface formats

The I²S digital audio formats supported by the TFA9890A are listed in [Table 4](#). The I²S digital audio format for the input and output interface is selected via bits I2SF in the I²S control register.

Table 4. I²S-supported digital audio formats

Interface format (MSB first)	Supported data format	BCK frequency
I ² S (Philips) standard	up to 16-bit	32f _s
MSB-justified	up to 16-bit	32f _s
LSB-justified - 16 bits	16-bit	32f _s
I ² S (Philips) standard	up to 24-bit	48f _s
MSB-justified	up to 24-bit	48f _s
LSB-justified - 16 bits	16-bit	48f _s
LSB-justified - 18 bits	18-bit	48f _s

Table 4. I²S-supported digital audio formats

Interface format (MSB first)	Supported data format	BCK frequency
LSB-justified - 20 bits	20-bit	48f _s
LSB-justified - 24 bits	24-bit	48f _s
I ² S (Philips) standard	up to 24-bit	64f _s
MSB-justified	up to 24-bit	64f _s
LSB-justified - 16 bits	16-bit	64f _s
LSB-justified - 18 bits	18-bit	64f _s
LSB-justified - 20 bits	20-bit	64f _s
LSB-justified - 24 bits	24-bit	64f _s

The TFA9890A supports nine I²S sample rates: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz and 48 kHz. The I²S input sample rate is selected via bits I2SSR in the I²S control register. To prevent pop and click noise, the TFA9890A should be in Power-down mode when the sample rate is changed. The BCK frequency (32, 48 or 64 times f_s) is set automatically.

Remark: The sample rate on the input interface should always be in line with the sample rate selected via I2SSR. The SpeakerBoost protection algorithm will not operate correctly if they are different.




Fig 4. I²S-supported digital audio data formats

8.4 DC-to-DC converter

The DC-to-DC converter in the TFA9890A operates independently of the amplifier. It features a feed-forward control function that lowers the ripple on the boosted output voltage.

Four converter modes are supported:

- **Disabled mode**, when the class-D amplifier is supplied externally (not via the internal DC-to-DC converter)
- **Follower mode**, when input INB is switched low-ohmic to V_{BST} (no boost; V_{BST} = battery voltage).
- **Boost mode**, when the battery voltage is boosted
- **Adaptive boost mode**, when the DC-to-DC converter boosts the battery voltage in line with the audio signal.

8.5 Battery supply safeguard

The TFA9890A employs a safeguard mechanism to protect the connected battery. This feature limits the TFA9890A current when the battery voltage falls below a programmable safeguard threshold (default is 3.53 V). The battery voltage is sensed via pin V_{BAT} .

8.6 Pulse width modulation controller

The PWM controller translates the digital input signal into a 3-level PWM output signal. The PWM switching frequency depends on the sample rate.

Table 5. PWM switching frequency of the class-D amplifier

Sample rate	f_{PWM}
$f_s = 8, 16$ or 32 kHz	256 kHz
$f_s = 11.025, 22.05$ or 44.1 kHz	352.8 kHz
$f_s = 12, 24$ or 48 kHz	384 kHz

8.7 Protection mechanisms

The following protection circuits are included in the TFA9890A:

- OverTemperature Protection (OTP)
- OverVoltage Protection (OVP)
- UnderVoltage Protection (UVP)
- OverCurrent Protection (OCP)
- Invalid Data Protection (IDP)

The reaction of the device to fault conditions differs depending on the protection circuit involved.

8.8 Amplifier transfer function

The transfer function from the CoolFlux DSP output (CFOUT) or directly from the I²S input (CoolFlux DSP is bypassed) to the amplifier PWM outputs is:

$$V_O = CF_{OUT} \times 16 \text{ V [V]} \quad (1)$$

The CF_{OUT} or I²S signal is specified in a range from -1 to $+1$ (full scale dBFS).

9. Internal circuitry

Table 6. Internal circuitry

Pin	Symbol	Equivalent circuit
C1, C4, D1, D3, E1, F2, F3	DATAI2, TEST5, WS2, TEST3, BCK2, ADS1, ADS2	010aaa788
A1, A2, A4, B1, B3, E3, G1	WS1, DATAI1, INT, BCK1, DATAI3, TEST2, SCL,	010aaa789
C3	TEST4	010aaa790
D4	TEST6	aaa-012219
E4	TEST7	aaa-012220
F1	SDA	010aaa791

Table 6. Internal circuitry

Pin	Symbol	Equivalent circuit
B4	RST	
A3	DATA0	
A6, C6	OUTB, OUTA	
E6, F6, G6	INB	
A5, B2, B5, B6, C2, C5, D2, D5, E2, E5, F4, F5, G4, G5	GNDD, GNDB, GNDD	

10. I²C-bus interface and register settings

The TFA9890A supports the 400 kHz I²C-bus microcontroller interface mode standard. The I²C-bus is used to control the TFA9890A and to transmit and receive data. The TFA9890A can only operate in I²C slave mode, as a slave receiver or as a slave transmitter.

10.1 TFA9890A addressing

The TFA9890A is accessed via an 8-bit code (see [Table 7](#)). Bits 1 to 7 contain the device address. Bit 0 (R/W) indicates whether a read (1) or a write (0) operation has been requested. Four separate addresses are supported for stereo applications. Address selection is via pins ADS1 and ADS2. The levels on pins ADS1 and ADS2 determine the values of bits 1 and 2, respectively, of the device address, as detailed in [Table 7](#). The generic address is independent of pins ADS1 and ADS2.

Table 7. Address selection via pins ADS1 and ADS2

ADS2 pin voltage (V)	ADS1 pin voltage (V)	Address	Function
0	0	01101000	for write mode
		01101001	for read mode
0	V _{DDD}	01101010	for write mode
		01101011	for read mode
V _{DDD}	0	01101100	for write mode
		01101101	for read mode
V _{DDD}	V _{DDD}	01101110	for write mode
		01101111	for read mode
don't care	don't care	00011100 (generic address)	for write mode
don't care	don't care	00011101 (generic address)	for read mode

11. Limiting values

Table 8. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{BAT}	battery supply voltage	on pin V _{BAT}	−0.3	+5.5	V
V _x	voltage on pin x	pin BST	−0.3	+12	V
		pins SDA and SCL	−0.3	+3.6	V
		pins DATA1, WS1, BCK1, DATA2, WS2, BCK2, RST and test pins	−0.3	+5.5	V
V _{DDP}	power supply voltage	on pin V _{DDP}	−0.3	+12	V
V _{DDD}	digital supply voltage	on pin V _{DDD}	−0.3	+1.95	V
T _j	junction temperature		-	+150	°C
T _{stg}	storage temperature		−55	+150	°C
T _{amb}	ambient temperature		−40	+85	°C
V _{ESD}	electrostatic discharge voltage	according to Human Body Model (HBM)	−2	+2	kV
		according to Charge Device Model (CDM)	−500	+500	V

12. Thermal characteristics

Table 9. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Max	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	4-layer application board positioned vertically in free air; dimensions: 30 × 19 × 1.6 mm; natural convection; copper coverage on each layer > 95 %; copper thickness outer/inner layer 35 μm	43	-	K/W

13. Characteristics

13.1 DC Characteristics

Table 10. DC characteristics

All parameters are guaranteed for $V_{BAT} = 3.6\text{ V}$; $V_{DDD} = 1.8\text{ V}$; $V_{DDP} = V_{BST} = 9.5\text{ V}$, adaptive boost mode; $L_{BST} = 1\text{ }\mu\text{H}$; $R_L = 8\text{ }\Omega$; $L_L = 40\text{ }\mu\text{H}$; $f_i = 1\text{ kHz}$; $f_s = 48\text{ kHz}$; $T_{amb} = 25\text{ }^\circ\text{C}$; default settings, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{BAT}	battery supply voltage	on pin V _{BAT}	2.7	-	5.5	V
V _{INB}	voltage on pin INB	boost converter input	2.7	-	5.5	V
I _{BAT}	battery supply current	on pin V _{BAT}	-	4	6	mA
I _{INB}	current on pin INB	no output signal	-	1	5	μA
		maximum output signal	-	-	[2]	mA
V _{DDP}	power supply voltage	on pin V _{DDP}	3	-	9.5	V
V _{DDD}	digital supply voltage	on pin V _{DDD}	1.65	1.8	1.95	V
I _{DDD}	digital supply current	on pin V _{DDD} ; Operating modes; SpeakerBoost Protection activated	-	20	-	mA
		on pin V _{DDD} ; Operating modes; CoolFlux DSP bypassed	-	6	-	mA
		on pin V _{DDD} ; Power-down mode; BCK1 = WS1 = DATA1 = BCK2 = WS2 = DATA2 = DATA3 = 0 V	-	10	50	μA
Pins BCK1, WS1, DATA1, BCK2, WS2, DATA2, DATA3, ADS1, ADS2, SCL, SDA, RST						
V _{IH}	HIGH-level input voltage		0.7V _{DDD}	-	3.6	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DDD}	V
C _{in}	input capacitance	[3]	-	-	3	pF
I _{LI}	input leakage current	1.8 V on input pin	-	-	0.1	μA
Pins DATA0, INT, push-pull output stages						
V _{OH}	HIGH-level output voltage	I _{OH} = 4 mA	-	-	V _{DDD} – 0.4	V
V _{OL}	LOW-level output voltage	I _{OL} = 4 mA	-	-	400	mV
Pins SDA, open-drain outputs, external 10 kΩ resistor to V _{DDD}						
V _{OH}	HIGH-level output voltage	I _{OH} = 4 mA	-	-	V _{DDD} – 0.4	V
V _{OL}	LOW-level output voltage	I _{OL} = 4 mA	-	-	400	mV
Pins OUTA, OUTB						
R _{DSon}	drain-source on-state resistance	V _{DDP} = 9.5 V	-	200	-	mΩ
Protection						
T _{act(th_prot)}	thermal protection activation temperature		130	-	150	°C
V _{ovp} (VBAT)	overvoltage protection voltage on pin VBAT		5.5	-	6.0	V
V _{uvp} (VBAT)	undervoltage protection voltage on pin VBAT		2.3	-	2.5	V

Table 10. DC characteristics ...continued
All parameters are guaranteed for $V_{BAT} = 3.6\text{ V}$; $V_{DDD} = 1.8\text{ V}$; $V_{DDP} = V_{BST} = 9.5\text{ V}$, adaptive boost mode; $L_{BST} = 1\text{ }\mu\text{H}$ ^[1]; $R_L = 8\text{ }\Omega$ ^[2]; $L_L = 40\text{ }\mu\text{H}$ ^[3]; $f_i = 1\text{ kHz}$; $f_s = 48\text{ kHz}$; $T_{amb} = 25\text{ }^\circ\text{C}$; default settings, unless otherwise specified. ...continued

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{O(ocp)}$	overcurrent protection output current		2	-	-	A
DC-to-DC converter						
V_{BST}	voltage on pin BST	DCVO = 111; Boost mode	9.4	9.5	9.6	V

- [1] L_{BST} = boost converter inductance; R_L = load resistance; L_L = load inductance (speaker).
- [2] Maximum value determined by the I²C setting.
- [3] This parameter is not tested during production; the value is guaranteed by design and checked during product validation.

13.2 AC characteristics

Table 11. AC characteristics

All parameters are guaranteed for $V_{BAT} = 3.6\text{ V}$; $V_{DDD} = 1.8\text{ V}$; $V_{DDP} = V_{BST} = 9.5\text{ V}$, adaptive boost mode; $L_{BST} = 1\text{ }\mu\text{H}$ ^[1]; $R_L = 8\text{ }\Omega$ ^[1]; $L_L = 40\text{ }\mu\text{H}$ ^[1]; $f_i = 1\text{ kHz}$; $f_s = 48\text{ kHz}$; $T_{amb} = 25\text{ }^\circ\text{C}$; default settings, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Amplifier output power						
P _{o(RMS)}	RMS output power	THD+N = 1 %; CLIP = 0				
		R _L = 8 Ω; f _s = 48 kHz	-	3.6	-	W
		R _L = 8 Ω; f _s = 32 kHz	-	3.7	-	W
		THD+N = 10 %; CLIP = 0				
		R _L = 8 Ω; f _s = 48 kHz	-	4.5	-	W
		R _L = 8 Ω; f _s = 32 kHz	-	4.6	-	W
Amplifier output; pins OUTA and OUTB						
V _{O(offset)}	output offset voltage	absolute value	-	-	6	mV
Amplifier performance						
η _{po}	output power efficiency	P _{o(RMS)} = 2.5 W; including DC-to-DC converter; 100 Hz audio signal [2]	-	72	-	%
THD+N	total harmonic distortion-plus-noise	P _{o(RMS)} = 100 mW; R _L = 8 Ω; L _L = 44 μH [1]	-	0.03	0.1	%
V _{n(o)}	output noise voltage	A-weighted; DATA1 = DATA2 = 0 V				
		CoolFlux DSP bypassed	-	50	-	μV
		CoolFlux DSP enabled [2]	-	66	-	μV
S/N	signal-to-noise ratio	V _O = 4.5 V (peak); A-weighted				
		CoolFlux DSP bypassed	-	100	-	dB
		CoolFlux DSP enabled [2]	-	97	-	dB
PSRR	power supply rejection ratio	V _{ripple} = 200 mV (RMS); f _{ripple} = 217 Hz	-	75	-	dB
f _{sw}	switching frequency	directly coupled to the I ² S input frequency	256	-	384	kHz
V _o	output voltage	CoolFlux DSP bypassed; −1 to +1 (full scale dBFS) digital input	-	16	-	V
Amplifier power-up, power-down and propagation delays						
t _{d(on)}	turn-on delay time	PLL locked on BCK (IPLL = 0)				
		f _s = 8 kHz to 48 kHz	-	-	2	ms
		PLL locked on WS (IPLL = 1)				
		f _s = 8 kHz	-	-	27	ms
		f _s = 48 kHz	-	-	6	ms
t _{d(off)}	turn-off delay time		-	-	10	μs
t _{d(mute_off)}	mute off delay time		-	1	-	ms
t _{d(soft_mute)}	soft mute delay time	[3]	-	12	-	ms
t _{d(pilot_off)}	pilot off delay time	after a soft mute; f _s = 48 kHz [3]	-	11	21	ms
		after a soft mute; f _s = 32 kHz	-	16	32	ms

9.5 V boosted audio system with adaptive sound maximizer and speaker protection

Table 11. AC characteristics

All parameters are guaranteed for $V_{BAT} = 3.6\text{ V}$; $V_{DDD} = 1.8\text{ V}$; $V_{DDP} = V_{BST} = 9.5\text{ V}$, adaptive boost mode; $L_{BST} = 1\text{ }\mu\text{H}$ ^[1]; $R_L = 8\text{ }\Omega$ ^[2]; $L_L = 40\text{ }\mu\text{H}$ ^[2]; $f_i = 1\text{ kHz}$; $f_s = 48\text{ kHz}$; $T_{amb} = 25\text{ }^\circ\text{C}$; default settings, unless otherwise specified. ...continued

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _{PD}	propagation delay	CoolFlux bypassed				
		f _s = 8 kHz	-	-	3.2	ms
		f _s = 48 kHz	-	-	600	μs
		SpeakerBoost protection mode, t _{LookAhead} = 2 ms				
		f _s = 8 kHz	-	-	14	ms
		f _s = 48 kHz	-	-	4	ms
Current-sensing performance						
S/N	signal-to-noise ratio	I _O = 1.2 A (peak); A-weighted	-	75	-	dB
I _{sense(acc)}	sense current accuracy	I _O = 0.5 A (peak)	−3	-	+3	%
B	bandwidth	[3]	-	8	-	kHz
L _L	load inductance		20	-	-	μH

- [1] L_{BST} = boost converter inductor; R_L = load resistance; L_L = load inductance (speaker).
- [2] This parameter is not tested during production; the value is guaranteed by design and checked during product validation.
- [3] The soft mute delay is the delay of the cosine role off of the audio. The pilot tone is removed at the zero crossing after a soft mute, with a delay of $t_{d(pilot_off)}$. This takes a maximum of 21 ms (average 11 ms) at an input sample rate of 12 kHz, 24 kHz or 48 kHz. At an input sample rate of 8 kHz, 16 kHz or 32 kHz, the delay is 32 ms (max). So the worst case mute delay is $12 + 21 = 33$ or $12 + 32 = 44$ ms, depending on the sample frequency.

13.3 I²S timing characteristics

Table 12. I²S bus interface characteristics; see Figure 5

All parameters are guaranteed for $V_{BAT} = 3.6\text{ V}$; $V_{DDD} = 1.8\text{ V}$; $V_{DDP} = V_{BST} = 9.5\text{ V}$, adaptive boost mode; $L_{BST} = 1\text{ }\mu\text{H}$; $R_L = 8\text{ }\Omega$; $L_L = 40\text{ }\mu\text{H}$; $f_i = 1\text{ kHz}$; $f_s = 48\text{ kHz}$; $T_{amb} = 25\text{ }^\circ\text{C}$; default settings, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_s	sampling frequency	on pin WS [2]	8	-	48	kHz
f_{clk}	clock frequency	on pin BCK [2]	$32f_s$	-	$64f_s$	Hz
t_{su}	set-up time	WS edge to BCK HIGH [3]	10	-	-	ns
		DATA edge to BCK HIGH	10	-	-	ns
t_h	hold time	BCK HIGH to WS edge [3]	10	-	-	ns
		BCK HIGH to DATA edge	10	-	-	ns

- [1] L_{BST} = boost converter inductance; R_L = load resistance; L_L = load inductance.
- [2] The I²S bit clock input (BCK) is used as a clock input for the DSP, as well as for the amplifier and the DC-to-DC converter. Both the BCK and WS signals must be present for the clock to operate correctly.
- [3] This parameter is not tested during production; the value is guaranteed by design and checked during product validation.




Fig 5. I²S timing

13.4 I²C timing characteristics

Table 13. I²C-bus interface characteristics; see Figure 6

All parameters are guaranteed for $V_{BAT} = 3.6\text{ V}$; $V_{DDD} = 1.8\text{ V}$; $V_{DDP} = V_{BST} = 9.5\text{ V}$, adaptive boost mode; $L_{BST} = 1\text{ }\mu\text{H}$; $R_L = 8\text{ }\Omega$; $L_L = 40\text{ }\mu\text{H}$; $f_i = 1\text{ kHz}$; $f_s = 48\text{ kHz}$; $T_{amb} = 25\text{ }^\circ\text{C}$; default settings, unless otherwise specified.


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCL}	SCL clock frequency		-	-	400	kHz
t_{LOW}	LOW period of the SCL clock		1.3	-	-	μs
t_{HIGH}	HIGH period of the SCL clock		0.6	-	-	μs
t_r	rise time	SDA and SCL signals [2]	$20 + 0.1 C_b$	-	-	ns
t_f	fall time	SDA and SCL signals [2]	$20 + 0.1 C_b$	-	-	ns
$t_{HD;STA}$	hold time (repeated) START condition	[3]	0.6	-	-	μs
$t_{SU;STA}$	set-up time for a repeated START condition		0.6	-	-	μs
$t_{SU;STO}$	set-up time for STOP condition		0.6	-	-	μs
t_{BUF}	bus free time between a STOP and START condition		1.3	-	-	μs
$t_{SU;DAT}$	data set-up time		100	-	-	ns
$t_{HD;DAT}$	data hold time		0	-	-	μs
t_{SP}	pulse width of spikes that must be suppressed by the input filter	[4]	0	-	50	ns
C_b	capacitive load for each bus line		-	-	400	pF

[1] L_{BST} = boost converter inductance; R_L = load resistance; L_L = load inductance.

[2] C_b is the total capacitance of one bus line in pF. The maximum capacitive load for each bus line is 400 pF.

[3] After this period, the first clock pulse is generated.

[4] To be suppressed by the input filter.



14. Application information

14.1 External components

Figure 7 shows the minimum number of external components needed in an application. The DC-to-DC converter needs a battery supply voltage capacitor (C_{VBAT}), an output capacitor (C_{VDDP}) and an inductor (L_{BST}) to work properly. The nominal values of these

components are 10 nF, 20 μ F and 1 μ H, respectively. A 100 nF decoupling capacitor (C_{VDD}) must be connected close to the V_{DD} pin. The total capacitance at this supply line should be at least 1 μ F.

14.1.1 DC-to-DC converter output capacitor

A ceramic capacitor is required at the output of the DC-to-DC converter (C_{VDDP}).

Capacitors constructed using X5R (–55 °C to +85 °C) or X7R (–55 °C to +125 °C) dielectric materials are preferred because they are compact, feature low ESR and are sufficiently stable over a wide temperature range. The capacitance value decreases over the DC biasing voltage range (30 % to 70 % decrease). Consequently, the nominal value of the capacitor should be close to twice the minimum value specified.

Remark: The DC-to-DC converter capacitor connected to BST is critical for stability. The recommended effective value (the capacitance value at the maximum boost voltage) of C_{VDDP} depends on the coil inductance, and is given in [Table 14](#). The position of the capacitor and the layout of the board are also critical. It is recommended to connect C_{VDDP} as close as possible to the BST and GNDD pins without vias in the PCB tracks.

In many applications, it is desirable to limit the height of components as much as possible. This can be achieved for C_{VDDP} by connecting two smaller capacitors in parallel. The rated voltage should be 10 V or higher.

Table 14. Suggested effective value for DC-to-DC converter output capacitor (C_{VDDP})

Effective coil value (at maximum current)	Minimum effective capacitance (at the boost voltage)
1 μ H	6 μ F

14.1.2 Supply capacitor

C_{BST} can be about half the value of C_{VDDP} .

14.1.3 DC-to-DC converter inductor

An inductor is required at the output of the DC-to-DC converter (L_{BST}). For stability, the inductance of the coil should remain above 0.7 μ H and below 1.2 μ H under all conditions.

A DC-to-DC coil value of 1 μ H or less is strongly recommended. If the coil value is increased, the value of the output capacitor will also need to be increased by at least the same factor. If the output capacitor is not large enough, the DC-to-DC converter will be unstable. The positioning of the output capacitor on the PCB is also critical. The capacitor must be located as close as possible to the TFA9890A and the connections between them should be on the top layer. A nominal value of 1 μ H provides the optimum balance between current capability, component size and efficiency.

The choice of inductor is strongly influenced by the impedance of the speaker used in the application. The speaker impedance determines the output current of the DC-to-DC converter. The minimum required battery voltage, the boost voltage and the inductor value determine the peak inductor current (I_{LM}).

14.1.4 Reset pin (RST)

If the reset pin is not used, it is advised to connect it directly to ground. It has an internal pull-down resistance of 100 k Ω .

14.2 Application diagrams




Fig 7. Typical mono application (simplified)

9.5 V boosted audio system with adaptive sound maximizer and speaker protection




Fig 8. Typical stereo application (simplified)





Fig 9. Typical mono application with two audio sources and a second I2S slave device


14.3 Curves measured in reference design (demonstration board)

All measurements were taken with $V_{BAT} = 3.6\text{ V}$; $V_{DDD} = 1.8\text{ V}$; $V_{DDP} = V_{BST} = 9.5\text{ V}$; $L_{BST} = 1\text{ }\mu\text{H}$; $R_L = 8\text{ }\Omega$; $L_L = 20\text{ }\mu\text{H}$; $f_i = 1\text{ kHz}$; $f_s = 48\text{ kHz}$; $T_{amb} = 25\text{ }^\circ\text{C}$; CoolFlux DSP bypassed; default settings, unless otherwise specified.




- (1) $f_i = 6\text{ kHz}$.
- (2) $f_i = 1\text{ kHz}$.
- (3) $f_i = 100\text{ Hz}$.

Fig 10. THD plus noise as a function of output power




- (1) $P_o = 100\text{ mW}$
- (2) $P_o = 500\text{ mW}$

Fig 11. THD plus noise as a function of frequency



f_i = 100 Hz, intelligent boost mode, DSP bypassed

Fig 12. Power dissipation as a function of output power



f_i = 100 Hz, intelligent boost mode, DSP bypassed

Fig 13. Efficiency as a function of output power

9.5 V boosted audio system with adaptive sound maximizer and speaker protection




Fig 14. Normalized gain as a function of frequency




Fig 15. Output power as a function of battery supply voltage






Fig 16. DC-to-DC converter ramp-up behavior



V_{ripple} = 200 mV(RMS) on V_{BAT}

Fig 17. PSRR as a function of ripple frequency

15. Package outline

WLCSP49: wafer level chip-size package;
49 bumps; 3.37 x 2.97 mm

TFA9890A




Fig 18. Package outline TFA9890A (WLCSP49)

16. Soldering of WLCSP packages

16.1 Introduction to soldering WLCSP packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering WLCSP (Wafer Level Chip-Size Packages) can be found in application note AN10439 "Wafer Level Chip Scale Package" and in application note AN10365 "Surface mount reflow soldering description".

Wave soldering is not suitable for this package.

All NXP WLCSP packages are lead-free.

16.2 Board mounting

Board mounting of a WLCSP requires several steps:

1. Solder paste printing on the PCB
2. Component placement with a pick and place machine
3. The reflow soldering itself

16.3 Reflow soldering

Key characteristics in reflow soldering are:


- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 19](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues, such as smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature), and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic) while being low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 15](#).

Table 15. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm ³)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 19](#).



For further information on temperature profiles, refer to application note AN10365 “Surface mount reflow soldering description”.

16.3.1 Stand off

The stand off between the substrate and the chip is determined by:

- The amount of printed solder on the substrate
- The size of the solder land on the substrate
- The bump height on the chip

The higher the stand off, the better the stresses are released due to TEC (Thermal Expansion Coefficient) differences between substrate and chip.

16.3.2 Quality of solder joint

A flip-chip joint is considered to be a good joint when the entire solder land has been wetted by the solder from the bump. The surface of the joint should be smooth and the shape symmetrical. The soldered joints on a chip should be uniform. Voids in the bumps after reflow can occur during the reflow process in bumps with high ratio of bump diameter to bump height, i.e. low bumps with large diameter. No failures have been found to be related to these voids. Solder joint inspection after reflow can be done with X-ray to monitor defects such as bridging, open circuits and voids.

16.3.3 Rework

In general, rework is not recommended. By rework we mean the process of removing the chip from the substrate and replacing it with a new chip. If a chip is removed from the substrate, most solder balls of the chip will be damaged. In that case it is recommended not to re-use the chip again.

Device removal can be done when the substrate is heated until it is certain that all solder joints are molten. The chip can then be carefully removed from the substrate without damaging the tracks and solder lands on the substrate. Removing the device must be done using plastic tweezers, because metal tweezers can damage the silicon. The surface of the substrate should be carefully cleaned and all solder and flux residues and/or underfill removed. When a new chip is placed on the substrate, use the flux process instead of solder on the solder lands. Apply flux on the bumps at the chip side as well as on the solder pads on the substrate. Place and align the new chip while viewing with a microscope. To reflow the solder, use the solder profile shown in application note AN10365 “Surface mount reflow soldering description”.

16.3.4 Cleaning

Cleaning can be done after reflow soldering.

17. Revision history

Table 16. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TFA9890A_SDS v.1	20140916	Product short data sheet	-	-

18. Legal information

18.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.5 V boosted audio system with adaptive sound maximizer and speaker protection

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP Semiconductors N.V.

CoolFlux — is a trademark of NXP Semiconductors N.V.

19. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

20. Contents

1	General description	1	16.3	Reflow soldering	32
2	Features and benefits	2	16.3.1	Stand off	33
3	Applications	2	16.3.2	Quality of solder joint	33
4	Quick reference data	3	16.3.3	Rework	33
5	Ordering information	3	16.3.4	Cleaning	34
6	Block diagram	4	17	Revision history	35
7	Pinning information	5	18	Legal information	36
7.1	Pinning	5	18.1	Data sheet status	36
8	Functional description	8	18.2	Definitions	36
8.1	Amplifier operating modes	9	18.3	Disclaimers	36
8.1.1	Power-down mode	9	18.4	Trademarks	37
8.1.2	Operating mode	9	19	Contact information	37
8.1.3	Mute mode	10	20	Contents	38
8.1.4	Off mode	10			
8.1.5	Fault mode	10			
8.2	I ² S interface and channel selection	10			
8.3	Interface formats	10			
8.4	DC-to-DC converter	12			
8.5	Battery supply safeguard	13			
8.6	Pulse width modulation controller	13			
8.7	Protection mechanisms	13			
8.8	Amplifier transfer function	13			
9	Internal circuitry	14			
10	I²C-bus interface and register settings	15			
10.1	TFA9890A addressing	16			
11	Limiting values	17			
12	Thermal characteristics	17			
13	Characteristics	18			
13.1	DC Characteristics	18			
13.2	AC characteristics	20			
13.3	I ² S timing characteristics	22			
13.4	I ² C timing characteristics	23			
14	Application information	23			
14.1	External components	23			
14.1.1	DC-to-DC converter output capacitor	24			
14.1.2	Supply capacitor	24			
14.1.3	DC-to-DC converter inductor	24			
14.1.4	Reset pin (RST)	24			
14.2	Application diagrams	25			
14.3	Curves measured in reference design (demonstration board)	28			
15	Package outline	31			
16	Soldering of WLCSP packages	32			
16.1	Introduction to soldering WLCSP packages	32			
16.2	Board mounting	32			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 September 2014

Document identifier: TFA9890A_SDS