# CONTENTS

Ge	eral Descriptions	1					
1.	Absolute Maximum Ratings 3						
2.	Electrical Characteristics	4					
3.	<ul> <li>Performance Curves</li> <li>3.1 Derating Curves</li> <li>3.2 MOSFET Safe Operating Area Curves</li> <li>3.3 Ambient Temperature versus Power Dissipation Curves</li> <li>3.4 Transient Thermal Resistance Curves</li> </ul>	6 6 8					
4.	Functional Block Diagram1	0					
5.	Pin Configuration Definitions1	0					
6.	Typical Application Circuit1	1					
7.	Package Outline1	2					
8.	Marking Diagram1	2					
9.	Operational Description19.1Startup Operation19.2Undervoltage Lockout (UVLO)19.3Bias Assist Function19.4Soft Start Function19.5Constant Output Voltage Control19.6Leading Edge Blanking Function19.7Random Switching Function19.8Automatic Standby Mode Function19.9Overcurrent Protection (OCP)19.10Overload Protection (OVP)19.12Thermal Shutdown (TSD)1	333445556778					
10.	Design Notes1						
	<ul> <li>10.1 External Components 1</li> <li>10.2 PCB Trace Layout and Component Placement 2</li> </ul>						
11	Pattern Layout Example2						
	12. Reference Design of Power Supply23						
	ERATING PRECAUTIONS2						
IM	ORTANT NOTES2	6					

Downloaded from Arrow.com.

## 1. Absolute Maximum Ratings

- The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.
- Unless otherwise specified  $T_A = 25 \text{ °C}, 5 \text{ pin} = 6 \text{ pin} = 7 \text{ pin} = 8 \text{ pin}$

Parameter	Symbol	Test Conditions	Pins	Rating	Units	Notes
		Single pulse	8 – 1	3.6	A	3A151 / 51D / 61HD
				4		3A152 / 52D / 62HD
Drain Peak Current <sup>(1)</sup>	I <sub>DPEAK</sub>			4.8		3A163HD
	DILAK	8 8 I M		5.2		3A153 / 53D
				6.4		3A154
				7.2		3A155 / 55D
		$I_{LPEAK} = 2.13 \text{ A}$		53		3A151 / 51D
		$I_{LPEAK} = 2.19 \text{ A}$		56	mJ	3A152 / 52D
		$I_{LPEAK} = 2.46 \text{ A}$		72		3A153 / 53D
$A_{1} = 1_{2$	Б	$I_{LPEAK} = 2.66 \text{ A}$	0 1	83		3A154
Avalanche Energy <sup>(2)(3)</sup>	E <sub>AS</sub>	$I_{LPEAK} = 3.05 \text{ A}$	8 – 1	110		3A155 / 55D
		$I_{LPEAK} = 1.43 \text{ A}$		23.8		3A161HD
		$I_{LPEAK} = 1.58 \text{ A}$		29		3A162HD
		$I_{LPEAK} = 1.88 \text{ A}$		41		3A163HD
S/OCP Pin Voltage	V <sub>S/OCP</sub>		1 – 3	- 2 to 6	V	
VCC Pin Voltage	V <sub>CC</sub>		2 - 3	32	V	
FB/OLP Pin Voltage	V <sub>FB</sub>		4 - 3	- 0.3 to 14	V	
FB/OLP Pin Sink Current	I <sub>FB</sub>		4 - 3	1.0	mA	
MOSFET Power				1.68	w	3A151 / 51D / 52 / 52D / 61HD / 62HD
Dissipation <sup>(4)</sup>	P <sub>D1</sub>	(5)	8 – 1	1.76		3A153 / 53D / 54 / 63HD
				1.81		3A155 / 55D
Control Part Power Dissipation	P <sub>D2</sub>		2-3	1.3	W	V <sub>CC</sub> ×I <sub>CC</sub>
Operating Ambient Temperature	T <sub>OP</sub>			- 40 to 115	°C	
Storage Temperature	T <sub>stg</sub>			- 40 to 125	°C	
Channel Temperature	T <sub>ch</sub>		_	150	°C	

<sup>&</sup>lt;sup>(1)</sup> Refer to 3.2 MOSFET Safe Operating Area Curves <sup>(2)</sup> Refer to Figure 3-2 Avalanche Energy Derating Coefficient Curve <sup>(3)</sup> Single pulse,  $V_{DD} = 99$  V, L = 20 mH <sup>(4)</sup> Refer to Section 3.3 Ta-P<sub>D1</sub> Curve

<sup>&</sup>lt;sup>(5)</sup> When embedding this hybrid IC onto the printed circuit board (cupper area in a 15 mm  $\times$  15 mm)

## 2. Electrical Characteristics

• The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.

• Unless otherwise specified,  $T_A = 25$  °C,  $V_{CC} = 18$  V, 5 pin = 6 pin = 7 pin = 8 pin

Parameter	Symbol	Test Conditions	Pins	Min.	Тур.	Max.	Units	Notes
Power Supply Startup Opera	tion						•	
Operation Start Voltage	V <sub>CC(ON)</sub>		2 - 3	13.8	15.3	16.8	V	
Operation Stop Voltage <sup>(1)</sup>	V <sub>CC(OFF)</sub>		2 - 3	7.3	8.1	8.9	V	
Circuit Current in Operation	I <sub>CC(ON)</sub>	$V_{CC} = 12V$	2 - 3	-	-	2.5	mA	
Startup Circuit Operation Voltage	V <sub>ST(ON)</sub>		8 - 3	-	40	_	v	
Startup Current	I <sub>STARTUP</sub>	$V_{CC} = 13.5V$	2 - 3	- 3.9	- 2.5	- 1.1	mA	
Startup Current Biasing Threshold Voltage	V <sub>CC(BIAS)</sub>		2 - 3	8.5	9.5	10.5	V	
Normal Operation							-	
Average Switching	f <sub>OSC(AVG)</sub>		8 - 3	60	67	74	kHz	3A15× 3A15×D
Frequency	-03C(AV0)			90	100	110		3A16×HD
Switching Frequency	$\Delta \mathbf{f}$		8-3	-	5	_	kHz	3A15× 3A15×D
Modulation Deviation			0 5	-	8	-	KI IZ	3A16×HD
Maximum ON Duty	D <sub>MAX</sub>		8-3	65	74	83	- %	3A15× 3A15×D
Waximum Orv Duty	D <sub>MAX</sub>			77	83	89		3A16×HD
Protection								
Leading Edge Blanking Time	t <sub>BW</sub>		_	_	350	_	- ns	3A15× 3A15×D
200000 2080 20000 2000	°B W			_	280	-		3A16×HD
OCP Compensation	DPC		-	-	17	-	mV/μs	3A15× 3A15×D
Coefficient				-	27	-		3A16×HD
OCP Compensation ON Duty	D <sub>DPC</sub>		-	-	36	-	%	
OCP Threshold Voltage at Zero ON Duty	V <sub>OCP(L)</sub>		1 – 3	0.69	0.78	0.87	v	
OCP Threshold Voltage at 36% ON Duty	V <sub>OCP(H)</sub>		1 – 3	0.79	0.88	0.97	V	
Maximum Feedback Current	I <sub>FB(MAX)</sub>		4 - 3	- 110	- 70	- 35	μΑ	
Minimum Feedback Current	I <sub>FB(MIN)</sub>		4 - 3	- 30	- 15	- 7	μΑ	
FB/OLP pin Oscillation Stop Threshold Voltage	V <sub>FB(OFF)</sub>	V <sub>CC</sub> =32V	4 - 3	1.09	1.21	1.33	v	3A151 / 51D / 52 / 52D / 53 / 53D / 61HD / 62HD / 63HD
				0.85	0.98	1.09		3A154 / 55 / 55D
OLP Threshold Voltage	V <sub>FB(OLP)</sub>	V <sub>CC</sub> = 32V	4 - 3	7.3	8.1	8.9	V	
OLP Operation Current	I <sub>CC(OLP)</sub>	$V_{CC}=12V$	2 - 3	-	230	_	μΑ	
OLP Delay Time	t <sub>OLP</sub>		-	54	70	86	ms	

 $^{(1)}$   $V_{CC(BIAS)}$  >  $V_{CC(OFF)}$  always.

# STR3A100 Series

Parameter	Symbol	Test Conditions	Pins	Min.	Тур.	Max.	Units	Notes			
FB/OLP Pin Clamp Voltage	V <sub>FB(CLAMP)</sub>		4 - 3	11.0	12.8	14.0	V				
OVP Threshold Voltage	V <sub>CC(OVP)</sub>		2 - 3	27.5	29.5	31.5	V				
Thermal Shutdown Operating Temperature	T <sub>j(TSD)</sub>		-	135	_	_	°C				
MOSFET											
Drain-to-Source Breakdown	V <sub>DSS</sub>		8 - 1	650	_	_	v	3A15× 3A15×D			
Voltage	055		-	700	—	-		3A16×HD			
Drain Leakage Current	I <sub>DSS</sub>		8 – 1	-	-	300	μΑ				
		$I_{DS} = 0.4A$		—	-	4.2		3A161HD			
	R <sub>DS(ON)</sub>			_	-	4.0		3A151 / 51D			
				-	_	3.2		3A162HD			
				_	-	3.0		3A152 / 52D			
On Resistance			$I_{\rm DS} = 0.4 {\rm A}$	$I_{\rm DS} = 0.4 {\rm A}$	8 - 1	8 - 1	_	-	2.2	Ω	3A163HD
					_	_	1.9		3A153 / 53D		
				_	_	1.4	1	3A154			
				_	_	1.1		3A155 / 55D			
Switching Time	t <sub>f</sub>		8-1	_	_	250	ns				
Thermal Resistance	1	1									
Channel to Frame	$\theta_{ch-F}$		_	_	_	16	°C/W				
Channel to Case Thermal Resistance <sup>(2)</sup>	θ <sub>ch-C</sub>		_		_	18	°C/W	3A151 / 51D / 52 / 52D / 53 / 53D / 61HD / 62HD / 63HD			
				_	_	17		3A154 / 55 / 55D			

<sup>(2)</sup>  $\theta_{ch-C}$  is thermal resistance between channel and case. Case temperature (T<sub>C</sub>) is measured at the center of the case top surface.

## 3. Performance Curves

## 3.1 Derating Curves





Figure 3-1 SOA Temperature Derating Coefficient Curve


Figure 3-2 Avalanche Energy Derating Coefficient Curve


## 3.2 MOSFET Safe Operating Area Curves

- When the IC is used, the safe operating area curve should be multiplied by the temperature-derating coefficient derived from Figure 3-1.
- The broken line in the safe operating area curve is the drain current curve limited by on-resistance.
- Unless otherwise specified,  $T_A = 25$  °C, Single pulse





6






## 3.3 Ambient Temperature versus Power Dissipation Curves









STR3A100 - DS Rev.1.5 Nov. 20, 2014 SANKEN ELECTRIC CO., LTD.

## 4. Functional Block Diagram



BD\_STR3A100\_R1

## 5. Pin Configuration Definitions



## 6. Typical Application Circuit

- The PCB traces D/ST pins should be as wide as possible, in order to enhance thermal dissipation.
- In applications having a power supply specified such that D/ST pin has large transient surge voltages, a clamp snubber circuit of a capacitor-resistor-diode (CRD) combination should be added on the primary winding P, or a damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/OCP pin.






Figure 6-1 Typical application circuit

## 7. Package Outline

• DIP8






## NOTES:

- 1) Dimension is in millimeters
- 2) Pb-free. Device composition compliant with the RoHS directive

## 8. Marking Diagram



### 9. Operational Description

- All of the parameter values used in these descriptions are typical values, unless they are specified as minimum or maximum.
- With regard to current direction, "+" indicates sink current (toward the IC) and "-" indicates source current (from the IC).

### 9.1 Startup Operation

Figure 9-1 shows the circuit around VCC pin.

The IC incorporates the startup circuit. The circuit is connected to D/ST pin. When D/ST pin voltage reaches to Startup Circuit Operation Voltage  $V_{ST(ON)} = 40$  V, the startup circuit starts operation.

During the startup process, the constant current,  $I_{\text{STARTUP}} = -2.5$  mA, charges C2 at VCC pin. When VCC pin voltage increases to  $V_{\text{CC(ON)}} = 15.3$  V, the control circuit starts switching operation.

During the IC operation, the voltage rectified the auxiliary winding voltage,  $V_D$ , of Figure 9-1 becomes a power source to the VCC pin. After switching operation begins, the startup circuit turns off automatically so that its current consumption becomes zero.

The approximate value of auxiliary winding voltage is about 18V, taking account of the winding turns of D winding so that VCC pin voltage becomes Equation (1) within the specification of input and output voltage variation of power supply.

$$V_{CC(BIAS)}(max.) < V_{CC} < V_{CC(OVP)}(min.)$$
  
 $\Rightarrow 10.5 (V) < V_{CC} < 27.5 (V)$  (1)




Figure 9-1 VCC pin peripheral circuit

The startup time of IC is determined by C2 capacitor value. The approximate startup time  $t_{\text{START}}$  is calculated as follows:

$$t_{\text{START}} = C2 \times \frac{V_{\text{CC(ON)}} - V_{\text{CC(INT)}}}{\left| I_{\text{STRATUP}} \right|}$$
(2)

where,  $t_{START}$  : Startup time of IC (s)  $V_{CC(INT)}$  : Initial voltage on VCC pin (V)

### 9.2 Undervoltage Lockout (UVLO)

Figure 9-2 shows the relationship of VCC pin voltage and circuit current  $I_{CC}$ . When VCC pin voltage decreases to  $V_{CC(OFF)} = 8.1$  V, the control circuit stops operation by Undervoltage Lockout (UVLO) circuit, and reverts to the state before startup.




Figure 9-2 Relationship between VCC pin voltage and  $I_{CC}$ 

### 9.3 Bias Assist Function

By the Bias Assist Function, the startup failure is prevented and the latched state is kept.

The Bias Assist Function is activated, when the VCC voltage decreases to the Startup Current Biasing Threshold Voltage,  $V_{CC(BIAS)} = 9.5$  V, in either of following condition:

the FB pin voltage is FB/OLP Pin Oscillation Stop Threshold Voltage,  $V_{FB(OFF)}$  or less

or the IC is in the latched state due to activating the protection function.

When the Bias Assist Function is activated, the VCC pin voltage is kept almost constant voltage,  $V_{CC(BIAS)}$  by providing the startup current,  $I_{STARTUP}$ , from the startup circuit. Thus, the VCC pin voltage is kept more than  $V_{CC(OFF)}$ .

Since the startup failure is prevented by the Bias Assist Function, the value of C2 connected to VCC pin can be small. Thus, the startup time and the response time of the OVP become shorter.

The operation of the Bias Assist Function in startup is as follows. It is necessary to check and adjust the startup process based on actual operation in the application, so that poor starting conditions may be avoided.

Figure 9-3 shows VCC pin voltage behavior during the startup period.

After VCC pin voltage increases to  $V_{CC(ON)} = 15.3 \text{ V}$  at startup, the IC starts the operation. Then circuit current increases and VCC pin voltage decreases. At the same time, the auxiliary winding voltage  $V_D$  increases in proportion to output voltage. These are all balanced to produce VCC pin voltage.

When VCC pin voltage is decrease to  $V_{CC(OFF)} = 8.1 \text{ V}$  in startup operation, the IC stops switching operation and a startup failure occurs.

When the output load is light at startup, the output voltage may become more than the target voltage due to the delay of feedback circuit. In this case, the FB pin voltage is decreased by the feedback control. When the FB pin voltage decreases to  $V_{FB(OFF)}$  or less, the IC stops switching operation and VCC pin voltage decreases. When VCC pin voltage decreases to  $V_{CC(BIAS)}$ , the Bias Assist Function is activated and the startup failure is prevented.




Figure 9-3 VCC pin voltage during startup period

## 9.4 Soft Start Function

Figure 9-4 shows the behavior of VCC pin voltage and drain current during the startup period.

The IC activates the soft start circuitry during the startup period. Soft start time is fixed to around 7 ms. during the soft start period, over current threshold is increased step-wisely (5 steps). This function reduces the voltage and the current stress of MOSFET and secondary side rectifier diode.

Since the Leading Edge Blanking Function (refer to Section 9.6) is deactivated during the soft start period, there is the case that on-time is less than the leading edge blanking time,  $t_{BW} = 350$  ns.

After the soft start period, D/ST pin current,  $I_D$ , is limited by the overcurrent protection (OCP), until the output voltage increases to the target operating voltage. This period is given as  $t_{LIM}$ .

In case  $t_{LIM}$  is longer than the OLP Delay Time,  $t_{OLP}$ , the output power is limited by the OLP operation.

Thus, it is necessary to adjust the value of output

capacitor and the turn ratio of auxiliary winding D so that the  $t_{LIM}$  is less than  $t_{OLP} = 54$  ms (min.).




Figure 9-4 V<sub>CC</sub> and I<sub>D</sub> behavior during startup

#### 9.5 Constant Output Voltage Control

The IC achieves the constant voltage control of the power supply output by using the current-mode control method, which enhances the response speed and provides the stable operation.

The FB/OLP pin voltage is internally added the slope compensation at the feedback control (refer to Section 4.Functional Block Diagram), and the target voltage,  $V_{SC}$ , is generated. The IC compares the voltage,  $V_{ROCP}$ , of a current detection resistor with the target voltage,  $V_{SC}$ , by the internal FB comparator, and controls the peak value of  $V_{ROCP}$  so that it gets close to  $V_{SC}$ , as shown in Figure 9-5 and Figure 9-6.

• Light load conditions

When load conditions become lighter, the output voltage,  $V_{OUT}$ , increases. Thus, the feedback current from the error amplifier on the secondary-side also increases. The feedback current is sunk at the FB/OLP pin, transferred through a photo-coupler, PC1, and the FB/OLP pin voltage decreases. Thus,  $V_{SC}$  decreases, and the peak value of  $V_{ROCP}$  is controlled to be low, and the peak drain current of  $I_D$  decreases.

This control prevents the output voltage from increasing.

• Heavy load conditions

When load conditions become greater, the IC performs the inverse operation to that described above. Thus,  $V_{SC}$  increases and the peak drain current of  $I_D$  increases.

This control prevents the output voltage from decreasing.




Figure 9-5 FB/OLP pin peripheral circuit




Figure 9-6 Drain current, I<sub>D</sub>, and FB comparator operation in steady operation

In the current mode control method, when the drain current waveform becomes trapezoidal in continuous operating mode, even if the peak current level set by the target voltage is constant, the on-time fluctuates based on the initial value of the drain current.

This results in the on-time fluctuating in multiples of the fundamental operating frequency as shown in Figure 9-7. This is called the subharmonics phenomenon.




Figure 9-7 Drain current, I<sub>D</sub>, waveform in subharmonic oscillation

In order to avoid this, the IC incorporates the Slope Compensation Function. Because the target voltage is added a down-slope compensation signal, which reduces the peak drain current as the on-duty gets wider relative to the FB/OLP pin signal to compensate  $V_{SC}$ , the subharmonics phenomenon is suppressed.

Even if subharmonic oscillations occur when the IC has some excess supply being out of feedback control, such as during startup and load shorted, this does not affect performance of normal operation.

### 9.6 Leading Edge Blanking Function

The IC uses the peak-current-mode control method for the constant voltage control of output.

In peak-current-mode control method, there is a case that the power MOSFET turns off due to unexpected response of FB comparator or overcurrent protection circuit (OCP) to the steep surge current in turning on a power MOSFET.

In order to prevent this response to the surge voltage in turning-on the power MOSFET, the Leading Edge Blanking,  $t_{BW} = 350$  ns (STR3A16×HD for  $t_{BW} = 280$ ns) is built-in. During  $t_{BW}$ , the OCP threshold voltage becomes about 1.7 V which is higher than the normal OCP threshold voltage (refer to Section 9.9).

## 9.7 Random Switching Function

The IC modulates its switching frequency randomly by superposing the modulating frequency on  $f_{OSC(AVG)}$  in normal operation. This function reduces the conduction noise compared to others without this function, and simplifies noise filtering of the input lines of power supply.

### 9.8 Automatic Standby Mode Function

Automatic standby mode is activated automatically when the drain current,  $I_D$ , reduces under light load conditions, at which  $I_D$  is less than 20 % to 25 % (STR3A154, 55 and 55D are 15 to 20 %) of the maximum drain current (it is in the OCP state).

The operation mode becomes burst oscillation, as shown in Figure 9-8. Burst oscillation mode reduces switching losses and improves power supply efficiency because of periodic non-switching intervals.

Generally, to improve efficiency under light load conditions, the frequency of the burst oscillation mode becomes just a few kilohertz. Because the IC suppresses the peak drain current well during burst oscillation mode, audible noises can be reduced.

If the VCC pin voltage decreases to  $V_{CC(BIAS)} = 9.5 \text{ V}$ during the transition to the burst oscillation mode, the Bias Assist Function is activated and stabilizes the Standby mode operation, because  $I_{STARTUP}$  is provided to the VCC pin so that the VCC pin voltage does not

Downloaded from Arrow.com.

## STR3A100 Series

decrease to V<sub>CC(OFF)</sub>.

However, if the Bias Assist Function is always activated during steady-state operation including standby mode, the power loss increases. Therefore, the VCC pin voltage should be more than  $V_{CC(BIAS)}$ , for example, by adjusting the turns ratio of the auxiliary winding and secondary winding and/or reducing the value of R2 in Figure 10-2 (refer to Section 10.1).




Figure 9-8 Auto Standby mode timing

### 9.9 Overcurrent Protection (OCP)

Overcurrent Protection (OCP) detects each drain peak current level of a power MOSFET on pulse-by-pulse basis, and limits the output power when the current level reaches to OCP threshold voltage.

During Leading Edge Blanking Time, the OCP threshold voltage becomes about 1.7 V which is higher than the normal OCP threshold voltage as shown in Figure 9-9. Changing to this threshold voltage prevents the IC from responding to the surge voltage in turning-on the power MOSFET. This function operates as protection at the condition such as output windings shorted or unusual withstand voltage of secondary-side rectifier diodes.

When power MOSFET turns on, the surge voltage width of S/OCP pin should be less than  $t_{BW}$ , as shown in Figure 9-9. In order to prevent surge voltage, pay extra attention to  $R_{OCP}$  trace layout (refer to Section 10.2). In addition, if a C (RC) damper snubber of Figure 9-10 is used, reduce the capacitor value of damper snubber.




Figure 9-9 S/OCP pin voltage




Figure 9-10 Damper snubber

#### < Input Compensation Function >

ICs with PWM control usually have some propagation delay time. The steeper the slope of the actual drain current at a high AC input voltage is, the larger the detection voltage of actual drain peak current is, compared to  $V_{OCP}$ . Thus, the peak current has some variation depending on the AC input voltage in OCP state.

In order to reduce the variation of peak current in OCP state, the IC incorporates a built-in Input Compensation Function.

The Input Compensation Function is the function of correction of OCP threshold voltage depending with AC input voltage, as shown in Figure 9-11.

When AC input voltage is low (ON Duty is broad), the OCP threshold voltage is controlled to become high. The difference of peak drain current become small compared with the case where the AC input voltage is high (ON Duty is narrow).

The compensation signal depends on ON Duty. The relation between the ON Duty and the OCP threshold voltage after compensation  $V_{OCP}'$  is expressed as Equation (3). When ON Duty is broader than 36 %, the  $V_{OCP}'$  becomes a constant value  $V_{OCP(H)} = 0.88$  V




Figure 9-11 Relationship between ON Duty and Drain Current Limit after compensation

 $V_{OCP} = V_{OCP(L)} + DPC \times ONTime$ 

$$= V_{OCP(L)} + DPC \times \frac{ONDuty}{f_{OSC(AVG)}}$$
(3)

where,

V<sub>OCP(L)</sub>: OCP Threshold Voltage at Zero ON Duty DPC: OCP Compensation Coefficient ONTime: On-time of power MOSFET ONDuty: On duty of power MOSFET f<sub>OSC(AVG)</sub>: Average PWM Switching Frequency


#### 9.10 Overload Protection (OLP)


Figure 9-12 shows the FB/OLP pin peripheral circuit, and Figure 9-13 shows each waveform for Overload Protection (OLP) operation.

When the peak drain current of  $I_D$  is limited by OCP operation, the output voltage,  $V_{OUT}$ , decreases and the feedback current from the secondary photo-coupler becomes zero. Thus, the feedback current,  $I_{FB}$ , charges C3 connected to the FB/OLP pin and the FB/OLP pin voltage increases. When the FB/OLP pin voltage increases to  $V_{FB(OLP)} = 8.1$  V or more for the OLP delay time,  $t_{OLP} = 70$  ms or more, the OLP is activated, the IC stops switching operation.

During OLP operation, Bias Assist Function is disabled. Thus, VCC pin voltage decreases to  $V_{CC(OFF)}$ , the control circuit stops operation. After that, the IC reverts to the initial state by UVLO circuit, and the IC starts operation when VCC pin voltage increases to  $V_{CC(ON)}$  by startup current. Thus, the intermittent operation by UVLO is repeated in OLP state.

This intermittent operation reduces the stress of parts such as power MOSFET and secondary side rectifier diode. In addition, this operation reduces power consumption because the switching period in this intermittent operation is short compared with oscillation stop period. When the abnormal condition is removed, the IC returns to normal operation automatically.








Figure 9-13 OLP operational waveforms

### 9.11 Overvoltage Protection (OVP)

When a voltage between VCC pin and GND terminal increases to  $V_{CC(OVP)} = 29.5$  V or more, Overvoltage Protection (OVP) is activated. The IC has two operation types of OVP. One is latched shutdown. The other is auto restart.

In case the VCC pin voltage is provided by using auxiliary winding of transformer, the overvoltage conditions such as output voltage detection circuit open can be detected because the VCC pin voltage is proportional to output voltage. The approximate value of output voltage  $V_{OUT(OVP)}$  in OVP condition is calculated by using Equation (4).

$$V_{OUT(OVP)} = \frac{V_{OUT(NORMAL)}}{V_{CC(NORMAL)}} \times 29.5 (V)$$
(4)

where,

 $V_{OUT(NORMAL)}$ : Output voltage in normal operation  $V_{CC(NORMAL)}$ : VCC pin voltage in normal operation

#### • Latched Shutdown type: STR3A1××

When the OVP is activated, the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to  $V_{CC(BIAS)}$ , the Bias Assist Function is activated and VCC pin voltage is kept to over the  $V_{CC(OFF)}$ .

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(OFF)}$ .

#### • Auto Restart Type: STR3A1××D

When the OVP is activated, the IC stops switching operation. During OVP operation, the Bias Assist Function is disabled, the intermittent operation by UVLO is repeated (refer to Section 9.10). When the fault condition is removed, the IC returns to normal operation automatically (refer to Figure 9-14).




Figure 9-14 OVP operational waveforms

### 9.12 Thermal Shutdown (TSD)

When the temperature of control circuit increases to  $T_{j(TSD)} = 135$  °C (min.) or more, Thermal Shutdown (TSD) is activated. The IC has two operation types of TSD. One is latched shutdown, the other is auto restart.

#### • Latched Shutdown type: STR3A1××

When the TSD is activated, the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to  $V_{CC(BIAS)}$ , the Bias Assist Function is activated and VCC pin voltage is kept to over the  $V_{CC(OFE)}$ .

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(OFF)}$ .

#### • Auto Restart Type: STR3A1××D

When the TSD is activated, the IC stops switching operation. During TSD operation, the Bias Assist Function is disabled, the intermittent operation by UVLO is repeated (refer to Section 9.10). When the fault condition is removed and the temperature decreases to less than  $T_{j(TSD)}$ , the IC returns to normal operation automatically.

### **10. Design Notes**

#### **10.1 External Components**

Take care to use properly rated, including derating as necessary and proper type of components.

#### • Input and Output Electrolytic Capacitor

Apply proper derating to ripple current, voltage, and temperature rise. Use of high ripple current and low impedance types, designed for switch mode power supplies, is recommended.

#### • S/OCP Pin Peripheral Circuit

In Figure 10-1,  $R_{OCP}$  is the resistor for the current detection. A high frequency switching current flows to  $R_{OCP}$ , and may cause poor operation if a high inductance resistor is used. Choose a low inductance and high surge-tolerant type.




Figure 10-1 The IC peripheral circuit

#### • VCC Pin Peripheral Circuit

The value of C2 in Figure 10-1 is generally recommended to be 10  $\mu$ F to 47  $\mu$ F (refer to Section 9.1 Startup Operation, because the startup time is determined by the value of C2)

In actual power supply circuits, there are cases in which the VCC pin voltage fluctuates in proportion to the output current, I<sub>OUT</sub> (see Figure 10-2), and the Overvoltage Protection (OVP) on the VCC pin may be activated. This happens because C2 is charged to a peak voltage on the auxiliary winding D, which is caused by the transient surge voltage coupled from the primary winding when the power MOSFET turns off. For alleviating C2 peak charging, it is effective to add some value R2, of several tenths of ohms to several ohms, in series with D2 (see Figure 10-1). The optimal value of R2 should be determined using a transformer matching what will be used in the actual application, because the variation of the auxiliary winding voltage is affected by the transformer structural design.




Figure 10-2 Variation of VCC pin voltage and power

#### • FB/OLP Pin Peripheral Circuit

Figure 10-1 performs high frequency noise rejection and phase compensation, and should be connected close to these pins. The value of C3 is recommended to be about 2200 pF to 0.01  $\mu$ F, and should be selected based on actual operation in the application.

#### • Snubber Circuit

In case the serge voltage of  $V_{DS}$  is large, the circuit should be added as follows (see Figure 10-1);

- A clamp snubber circuit of a capacitor-resistordiode (CRD) combination should be added on the primary winding P.
- A damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/OCP pin.
- In case the damper snubber circuit is added, this components should be connected near D/ST pin and S/OCP pin.

#### • Phase Compensation

Figure 10-3 shows the secondary side detection circuit with the standard shunt regulator IC (U51).

C52 and R53 are for phase compensation. The value of C52 and R53 are recommended to be around 0.047 $\mu$ F to 0.47 $\mu$ F and 4.7 k $\Omega$  to 470 k $\Omega$ , respectively. They should be selected based on actual operation in the application.




Figure 10-3 Peripheral circuit of secondary side shunt regulator (U51)

#### • Transformer

Apply proper design margin to core temperature rise by core loss and copper loss.

Because the switching currents contain high frequency currents, the skin effect may become a consideration.

Choose a suitable wire gauge in consideration of the RMS current and a current density of 4 to  $6 \text{ A/mm}^2$ .

If measures to further reduce temperature are still necessary, the following should be considered to increase the total surface area of the wiring:

- <sup>o</sup> Increase the number of wires in parallel.
- Use litz wires.
- <sup>o</sup> Thicken the wire gauge.

In the following cases, the surge of VCC pin voltage becomes high.

- The surge voltage of primary main winding, P, is high (low output voltage and high output current power supply designs)
- The winding structure of auxiliary winding, D, is susceptible to the noise of winding P.

When the surge voltage of winding D is high, the VCC pin voltage increases and the Overvoltage Protection (OVP) may be activated. In transformer design, the following should be considered;

- The coupling of the winding P and the secondary output winding S should be maximized to reduce the leakage inductance.
- The coupling of the winding D and the winding S should be maximized.
- The coupling of the winding D and the winding P should be minimized.

In the case of multi-output power supply, the coupling of the secondary-side stabilized output winding, S1, and the others (S2, S3...) should be maximized to improve the line-regulation of those outputs.

Figure 10-4 shows the winding structural examples of two outputs.




Figure 10-4 Winding structural examples

Winding structural example (a):

S1 is sandwiched between P1 and P2 to maximize the coupling of them for surge reduction of P1 and P2.

D is placed far from P1 and P2 to minimize the coupling to the primary for the surge reduction of D.

Winding structural example (b)

P1 and P2 are placed close to S1 to maximize the coupling of S1 for surge reduction of P1 and P2. D and S2 are sandwiched by S1 to maximize the coupling of D and S1, and that of S1 and S2. This structure reduces the surge of D, and improves the line-regulation of outputs.

## 10.2 PCB Trace Layout and Component Placement

Since the PCB circuit trace design and the component layout significantly affects operation, EMI noise, and power dissipation, the high frequency PCB trace should be low impedance with small loop and wide trace.

In addition, the ground traces affect radiated EMI noise, and wide, short traces should be taken into account.

Figure 10-5 shows the circuit design example.

(1) Main Circuit Trace Layout:

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible.

If C1 and the IC are distant from each other, placing a capacitor such as film capacitor (about 0.1  $\mu$ F and with proper voltage rating) close to the transformer or the IC is recommended to reduce impedance of the high frequency current loop.

(2) Control Ground Trace Layout

Since the operation of IC may be affected from the large current of the main trace that flows in control ground trace, the control ground trace should be separated from main trace and connected at a single point grounding of point A in Figure 10-5 as close to the  $R_{OCP}$  pin as possible.

(3) VCC Trace Layout:

This is the trace for supplying power to the IC, and thus it should be as small loop as possible. If C2 and the IC are distant from each other, placing a capacitor such as film capacitor  $C_f$  (about 0.1  $\mu$ F to 1.0  $\mu$ F) close to the VCC pin and the GND pin is recommended.

(4) R<sub>OCP</sub> Trace Layout

 $R_{\text{OCP}}$  should be placed as close as possible to the S/OCP pin. The connection between the power

ground of the main trace and the IC ground should be at a single point ground (point A in Figure 10-5) which is close to the base of  $R_{OCP}$ .

(5) FB/OLP Trace Layout

The components connected to FB/OLP pin should be as close to FB/OLP pin as possible. The trace between the components and FB/OLP pin should be as short as possible.

(6) Secondary Rectifier Smoothing Circuit Trace Layout:

This is the trace of the rectifier smoothing loop, carrying the switching current, and thus it should be as wide trace and small loop as possible. If this trace is thin and long, inductance resulting from the loop may increase surge voltage at turning off the power MOSFET. Proper rectifier smoothing trace layout helps to increase margin against the power MOSFET breakdown voltage, and reduces stress on the clamp snubber circuit and losses in it.

(7) Thermal Considerations

Because the power MOSFET has a positive thermal coefficient of  $R_{DS(ON)}$ , consider it in thermal design. Since the copper area under the IC and the D/ST pin trace act as a heatsink, its traces should be as wide as possible.

# STR3A100 Series




Figure 10-5 Peripheral circuit example around the IC

## **11. Pattern Layout Example**

The following show the PCB pattern layout example and the schematic of circuit using STR3A100 series. Only the parts in the schematic are used. Other parts in PCB are leaved open.




Figure 11-1 PCB circuit trace layout example




Figure 11-2 Circuit schematic for PCB circuit trace layout

The above circuit symbols correspond to these of Figure 11-1.

## 12. Reference Design of Power Supply

As an example, the following show the power supply specification, the circuit schematic, the bill of materials, and the transformer specification.

• Power supply specification

IC	STR3A153
Input voltage	AC85V to AC265V
Maximum output power	34.8 W (40.4 W peak)
Output 1	8 V / 0.5 A
Output 2	14 V / 2.2 A (2.6 A peak)

• Circuit schematic Refer to Figure 11-2

• Bill of materials

Symb		Part type	Ratings <sup>(1)</sup>	Recommended Sanken Parts	Symbol	Part type	Ratings <sup>(1)</sup>	Recommended Sanken Parts
F1		Fuse	AC 250 V, 3 A		L51	Inductor	Short	
L1	(2)	CM inductor	3.3 mH		L52	Inductor	Short	
TH1	(2)	NTC thermistor	Short		D51	Schottky	90 V, 1.5 A	EK19
D1		General	600 V, 1 A	EM01A	D52	Schottky	150V, 10A	FMEN-210B
D2		General	600 V, 1 A	EM01A	C51 <sup>(2)</sup>	Electrolytic	680 μF, 25 V	
D3		General	600 V, 1 A	EM01A	C52 <sup>(2)</sup>	Ceramic	0.47 μF, 50 V	
D4		General	600 V, 1 A	EM01A	C53 <sup>(2)</sup>	Electrolytic	680 μF, 25 V	
D5		General	800 V, 1.2 A	SARS01	C54	Electrolytic	470 μF, 16 V	
D6		Fast recovery	200 V, 1 A	AL01Z	C55 <sup>(2)</sup>	Electrolytic	Open	
C1	(2)	Film, X2	0.1 μF, 275 V		C56 <sup>(2)</sup>	Ceramic	Open	
C2	(2)	Electrolytic	Open		C57 <sup>(2)</sup>	Ceramic	Open	
C3		Electrolytic	150 μF, 400 V		R51	General	Open	
C4		Ceramic	1000 pF, 2 kV		R52	General	1.5 kΩ	
C5		Electrolytic	22 μF, 50 V		R53 <sup>(2)</sup>	General	100 kΩ	
C6	(2)	Ceramic	0.01 µF		R54	General, 1%	Open	
C7	(2)	Ceramic	Open		R55	General, 1%	Open	
C8	(2)	Ceramic	15 pF / 2 kV		R56	General, 1%	10 kΩ	
C9		Ceramic, Y1	2200 pF, 250 V		R57	General	Open	
C10	(2)	Ceramic	Open		R58	General	1 kΩ	
C11	(2)	Ceramic	Open		R59 <sup>(2)</sup>	General	6.8 kΩ	
R1	(3)	Metal oxide	330 kΩ, 1 W		R60	General, 1%	39 kΩ	
R2	(2)	General	10 Ω		R61	General	Open	
R3	(2)	General	0.47 Ω, 1/2 W		R62 <sup>(2)</sup>	General	Open	
R4	(2)	General	47 Ω, 1 W		R63 <sup>(2)</sup>	General	Open	
R5	(3)	Metal oxide	Open		JW51		Short	
PC1		Photo-coupler	PC123 or equiv		JW52		Short	
U1		IC	—	STR3A153	JW53		Short	
T1		Transformer	See the specification		U51	Shunt regulator	V <sub>REF</sub> = 2.5 V TL431 or equiv	


 $^{(1)}$  Unless otherwise specified, the voltage rating of capacitor is 50 V or less and the power rating of resistor is 1/8 W or less.  $^{(2)}$  It is necessary to be adjusted based on actual operation in the application.

<sup>(3)</sup> Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.

# STR3A100 Series

- Transformer specification
  - $^{\rm o}$  Primary inductance,  $L_P$   $$$:518\ \mu H$$
  - Core size :EER-28
  - Al-value
- :245 nH/N<sup>2</sup> (Center gap of about 0.56 mm)
- Winding specification

Winding	Symbol	Number of turns (T)	Wire diameter (mm)	Construction
Primary winding	P1	18	$\phi \ 0.23 \times 2$	Single-layer, solenoid winding
Primary winding	P2	28	φ 0.30	Single-layer, solenoid winding
Auxiliary winding	D	12	$\phi \ 0.30 \times 2$	Solenoid winding
Output 1 winding	S1-1	6	$\phi 0.4 \times 2$	Solenoid winding
Output 1 winding	S1-2	6	$\phi 0.4 \times 2$	Solenoid winding
Output 2 winding	S2-1	4	$\phi 0.4 \times 2$	Solenoid winding
Output 2 winding	S2-2	4	$\phi 0.4 \times 2$	Solenoid winding



Cross-section view

•: Start at this pin

## **OPERATING PRECAUTIONS**

In the case that you use Sanken products or design your products by using Sanken products, the reliability largely depends on the degree of derating to be made to the rated values. Derating may be interpreted as a case that an operation range is set by derating the load from each rated value or surge voltage or noise is considered for derating in order to assure or improve the reliability. In general, derating factors include electric stresses such as electric voltage, electric current, electric power etc., environmental stresses such as ambient temperature, humidity etc. and thermal stress caused due to self-heating of semiconductor products. For these stresses, instantaneous values, maximum values and minimum values must be taken into consideration. In addition, it should be noted that since power devices or IC's including power devices have large self-heating value, the degree of derating of junction temperature affects the reliability significantly.

Because reliability can be affected adversely by improper storage environments and handling methods, please observe the following cautions.

#### **Cautions for Storage**

- Ensure that storage conditions comply with the standard temperature (5 to 35°C) and the standard relative humidity (around 40 to 75%); avoid storage locations that experience extreme changes in temperature or humidity.
- Avoid locations where dust or harmful gases are present and avoid direct sunlight.
- Reinspect for rust on leads and solderability of the products that have been stored for a long time.

#### **Cautions for Testing and Handling**

When tests are carried out during inspection testing and other standard test periods, protect the products from power surges from the testing device, shorts between the product pins, and wrong connections. Ensure all test parameters are within the ratings specified by Sanken for the products.

#### **Remarks About Using Thermal Silicone Grease**

- When thermal silicone grease is used, it shall be applied evenly and thinly. If more silicone grease than required is applied, it may produce excess stress.
- The thermal silicone grease that has been stored for a long period of time may cause cracks of the greases, and it cause low radiation performance. In addition, the old grease may cause cracks in the resin mold when screwing the products to a heatsink.
- Fully consider preventing foreign materials from entering into the thermal silicone grease. When foreign material is immixed, radiation performance may be degraded or an insulation failure may occur due to a damaged insulating plate.
- The thermal silicone greases that are recommended for the resin molded semiconductor should be used. Our recommended thermal silicone grease is the following, and equivalent of these.

Туре	Suppliers
G746	Shin-Etsu Chemical Co., Ltd.
YG6260	Momentive Performance Materials Japan LLC
SC102	Dow Corning Toray Co., Ltd.

#### Soldering

- When soldering the products, please be sure to minimize the working time, within the following limits:
  - $260 \pm 5 \,^{\circ}\text{C}$  10  $\pm 1 \,\text{s}$  (Flow, 2 times)
  - $380 \pm 10$  °C  $3.5 \pm 0.5$  s (Soldering iron, 1 time)
- Soldering should be at a distance of at least 1.5 mm from the body of the products.

#### **Electrostatic Discharge**

- When handling the products, the operator must be grounded. Grounded wrist straps worn should have at least 1MΩ of resistance from the operator to ground to prevent shock hazard, and it should be placed near the operator.
- Workbenches where the products are handled should be grounded and be provided with conductive table and floor mats.
- When using measuring equipment such as a curve tracer, the equipment should be grounded.
- When soldering the products, the head of soldering irons or the solder bath must be grounded in order to prevent leak voltages generated by them from being applied to the products.
- The products should always be stored and transported in Sanken shipping containers or conductive containers, or be wrapped in aluminum foil.

## **IMPORTANT NOTES**

- The contents in this document are subject to changes, for improvement and other purposes, without notice. Make sure that this is the latest revision of the document before use.
- Application examples, operation examples and recommended examples described in this document are quoted for the sole purpose of reference for the use of the products herein and Sanken can assume no responsibility for any infringement of industrial property rights, intellectual property rights, life, body, property or any other rights of Sanken or any third party which may result from its use.
- Unless otherwise agreed in writing by Sanken, Sanken makes no warranties of any kind, whether express or implied, as to the products, including product merchantability, and fitness for a particular purpose and special environment, and the information, including its accuracy, usefulness, and reliability, included in this document.
- Although Sanken undertakes to enhance the quality and reliability of its products, the occurrence of failure and defect of semiconductor products at a certain rate is inevitable. Users of Sanken products are requested to take, at their own risk, preventative measures including safety design of the equipment or systems against any possible injury, death, fires or damages to the society due to device failure or malfunction.
- Sanken products listed in this document are designed and intended for the use as components in general purpose electronic equipment or apparatus (home appliances, office equipment, telecommunication equipment, measuring equipment, etc.).

When considering the use of Sanken products in the applications where higher reliability is required (transportation equipment and its control systems, traffic signal control systems or equipment, fire/crime alarm systems, various safety devices, etc.), and whenever long life expectancy is required even in general purpose electronic equipment or apparatus, please contact your nearest Sanken sales representative to discuss, prior to the use of the products herein.

The use of Sanken products without the written consent of Sanken in the applications where extremely high reliability is required (aerospace equipment, nuclear power control systems, life support systems, etc.) is strictly prohibited.

- When using the products specified herein by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the products, please duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Anti radioactive ray design is not considered for the products listed herein.
- Sanken assumes no responsibility for any troubles, such as dropping products caused during transportation out of Sanken's distribution network.
- The contents in this document must not be transcribed or copied without Sanken's written consent.