1. Ordering Guide

Ordering Part	ering Part Automotive Ordering Options					
Number ^{1, 2, 3}	Ordering Part Number ^{1, 2, 3, 4}	Specified Input Range	Isolation Rating	Output	Package Type	
Si8921AD-IS4	Si8921AD-AS4	±62.5 mV	5.0 kVrms	Differential	WB Stretched SOIC-8	
Si8921BD-IS4	Si8921BD-AS4	±250 mV	5.0 kVrms	Differential	WB Stretched SOIC-8	
Si8921AB-IS	Si8921AB-AS	±62.5 mV	2.5 kVrms	Differential	NB SOIC-8	
Si8921BB-IS	Si8921BB-AS	±250 mV	2.5 kVrms	Differential	NB SOIC-8	
Si8922AD-IS4	Si8922AD-AS4	8 to 62.5 mV	5.0 kVrms	Single-ended	WB Stretched SOIC-8	
Si8922BD-IS4	Si8922BD-AS4	30 to 250 mV	5.0 kVrms	Single-ended	WB Stretched SOIC-8	
Si8922AB-IS	Si8922AB-AS	8 to 62.5 mV	2.5 kVrms	Single-ended	NB SOIC-8	
Si8922BB-IS	Si8922BB-AS	30 to 250 mV	2.5 kVrms	Single-ended	NB SOIC-8	

- 1. All packages are RoHS-compliant.
- 2. "Si" and "SI" are used interchangeably.
- 3. AEC-Q100 pending qualification.
- 4. Automotive-Grade devices ("-A" suffix) are identical in construction materials, topside marking, and electrical parameters to their Industrial Grade ("-I suffix") version counterparts. Automotive-Grade products are produced utilizing full automotive process flows and additional statistical process controls throughout the manufacturing flow. The Automotive-Grade part number is included on shipping labels.

Table of Contents

1.	Ordering Guide	2
2.	System Overview	4
	2.1 Fail-Safe and Low-Power Modes	4
3.	Current Sense Application	5
4.	Electrical Specifications	7
	4.1 Regulatory Information	3
	4.2 Typical Operating Characteristics	5
5.	Pin Descriptions	1
	5.1 Si8921 Pin Descriptions	:1
	5.2 Si8922 Pin Descriptions	2
6.	Packaging	3
	6.1 Package Outline: 8-Pin Wide Body Stretched SOIC	3
	6.2 Package Outline: 8-Pin Narrow Body SOIC	5
	6.3 Land Pattern: 8-Pin Wide Body Stretched SOIC	6
	6.4 Land Pattern: 8-Pin Narrow Body SOIC	7
	6.5 Top Marking: 8-Pin Wide Body Stretched SOIC	8
	6.6 Top Marking: 8-Pin Narrow Body SOIC	9
7	Revision History	Λ

2. System Overview

The input to the Si8921/22 is designed for low-voltage, differential signals. This is ideal for connection to low resistance current shunt measurement resistors. The Si8921A has a specified full scale input range of ±62.5 mV, and the Si8921B has a specified full scale input range of ±250 mV. In both cases, the internal gain is set so that the full scale output is 2.05 V. The Si8921 provides a differential output voltage while the Si8922 provides a single-ended output voltage.

The Si8921/22 modulates the analog signal in a unique way for transmission across the semiconductor based isolation barrier. The input signal is first converted to a pulse-width modulated digital signal. On the other side of the isolation barrier, the signal is demodulated. The resulting PWM signal is then used to faithfully reproduce the analog signal. This solution provides exceptional signal bandwidth and accuracy.




Figure 2.1. Si8921 Functional Block Diagram




Figure 2.2. Si8922 Functional Block Diagram

2.1 Fail-Safe and Low-Power Modes

The Si8921/22 implements a fail-safe output when the high-side supply voltage VDDA goes away. This is important for safe operation in systems with high safety requirements. The fail-safe output is nominally 2.8 V (Si8922) or -2.8 V (Si8921) which can be differentiated from the maximum clipping output voltage of 2.6 V to simplify diagnostics on the system level.

Device	Output Voltage (VDDA Normal)	Output Voltage (VDDA Removed)
Si8921	~ ±2.6 V	~ –2.8 V
Si8922	0 to ~2.6 V	~ +2.8 V

In addition to the fail-safe output, when a loss of VDDA supply occurs, the part will automatically move into a lower power mode that reduces IDDB current to approximately 1 mA. Similarly, a loss of VDDB supply will reduce IDDA current to approximately 1 mA. When the supply voltage is returned, normal operation begins in approximately 250 µs.

3. Current Sense Application

In the driver circuit presented below, the Si8921 is used to amplify the voltage across the sense resistor, RSENSE, and transmit the analog signal to the low-voltage domain across an isolation barrier. Isolation is needed because the voltage of RSENSE with respect to ground will swing between 0 V and the high voltage rail connected to the drain of Q1.




Figure 3.1. Current Sense Application

The load in this application can be a motor winding or a similar inductive winding. In a three-phase motor drive application, this circuit would be repeated three times, one for each phase. RSENSE should be a small resistor value to reduce power loss. However, an excessively low resistance will reduce the signal-to-noise ratio of the measurement. Si8921/22 offers two specified full-scale input options, ±62.5 mV (Si8921A/22A) and ±250 mV (Si8921B/22B), for optimizing the value of RSENSE.

AIP and AIN connections to the RSENSE resistor should be made as close as possible to each end of the RSENSE resistor as trace resistance will add error to the measurement. The input to the Si8921/22 is differential, and the PCB traces back to the input pins should run in parallel. This ensures that any large noise transients that occur on the high-voltage side are coupled equally to the AIP and AIN pins and will be rejected by the Si8921/22 as a common-mode signal.

The amplifier bandwidth of the Si8921/22 is approximately 600 kHz. If further input filtering is required, a passive, differential RC low-pass filter can be placed between RSENSE and the input pins. Values of R1 = R2 = 20 Ω and C1 = 10 nF, as shown in Figure 3.1 Current Sense Application on page 5, provides a cutoff at approximately 400 kHz. For the lowest gain error, R1 and R2 should always be less than 33 Ω to keep the source impedance sufficiently low compared to the Si8921/22 input impedance.

The common-mode voltage of AIN and AIP must be greater than -0.2~V but less than 1 V with respect to GNDA. To meet this requirement, connect GNDA of the Si8921/22 to one side of the RSENSE resistor. In this example, GNDA, RSENSE, the source of Q1, and the drain of Q2 are connected. The ground of the gate driver (Silicon Labs' Si8234 in this circuit) is also commonly connected to the same node.

The Q1 gate driver has a floating supply, 24 V in this example. Since the input and output of the Si8921/22 are galvanically isolated from each other, separate power supplies are necessary on each side. Q3, R3, C3, and D1 make a regulator circuit for powering the input side of the Si8921/22 from this floating supply. D1 establishes a voltage of 5.6 V at the base of Q3. R3 is selected to provide a Zener current of 10 mA for D1. C3 provides filtering at the base of Q3, and the emitter output of Q3 provides approximately 5 V to VDDA. C2 is a bypass capacitor for the supply and should be placed at the VDDA pin with its return trace connecting to the GNDA connection at RSENSE.

C4, the local bypass capacitor for the B-side of Si8921/22, should be placed closed to VDDB supply pin with its return close to GNDB. The output signal at AOP and AON is differential with a nominal gain of 8.2 (Si8921B) or 34.8 (Si8921A) and common mode of 1.4 V. The outputs are sampled by a differential input ADC. Depending on the sample rate of the ADC, an anti-aliasing filter may be required. A simple anti-aliasing filter can be made from the passive components, R4, C6, and R5. The characteristics of this filter are dictated by the input topology and sampling frequency of the ADC. However, to ensure the Si8921 outputs are not overloaded, R4 = R5 > 5 k Ω and C6 can be calculated by the following equation:

$$C6 = \frac{1}{2 \times (R4 + R5) \times f_{3dB}}$$

For the Si8922, Pin 6 and C6 are both grounded, and R5 is removed.

4. Electrical Specifications

Table 4.1. Electrical Specifications

T_A = -40 to +125 °C, AIN = GNDA; typical specs at 25 °C with VDDA = VDDB = 5 V unless specified differently under Test Condition

Paran	Parameter		Test Condition	Min	Тур	Max	Units
Input Side Su	ipply Voltage	VDDA		3.0		5.5	V
Input Supply	Si8921A/21B	IDDA	VDDA = 3.3 V	3.6	4.6	6	mA
Current	Si8922A/22B	IDDA	VDDA = 3.3 V	3.8	4.5	6.1	mA
Output Side S	upply Voltage	VDDB		3.0		5.5	V
Output Supply	Si8921A/21B	IDDB	VDDB = 3.3 V	2.8	3.5	4.5	mA
Current	Si8922A/22B	IDDB	VDDB = 3.3 V	3.7	4.3	5.6	mA
Amplifier E	Bandwidth				600		kHz
Amplifier Input						ı	
	Si8921A	\/AID \/AIN		-62.5		62.5	mV
Specified Linear	Si8921B	VAIP – VAIN		-250		250	mV
Input Range	Si8922A	\/AID \/AIN		8		62.5	mV
	Si8922B	VAIP – VAIN		30		250	mV
	Si8921A	VAIP – VAIN			±77		mV
Maximum Input	Si8921B				±310		mV
Voltage Before Clipping	Si8922A			0	77		mV
	Si8922B			0	310		mV
Common-Mode (Operating Range	VCM	AIN ≠ GNDA	-0.2		1	V
Input Referred	Si8921A/21B	VOS	T _A = 25 °C, AIP = AIN = 0	-0.15	±0.04	0.15	mV
Offset	Si8922A/22B	vos	T _A = 25 °C, AO = 0.25 V	-0.35	±0.07	0.35	mV
Input Off	set Drift	VOS _T		-0.3	0.5	3	μV/°C
Differential Input	Si8921A/22A				6.3		kΩ
impedance	Si8921B/22B	RIN			21.4		kΩ
Differential Input	Impedance Drift	RIN _T			850		ppm/°C
Amplifier Output							
Full-Scal	e Output	VAOP – VAON			2.5		Vpk
	Si8921A/22A				32.8		
Gain	Si8921B/22B				8.2		
Gain Error			T _A = 25 °C	-0.2	±0.06	0.2	%
Gain Er				-24	-9	0	ppm/°C
Output Common (Si89	n Mode Voltage	(VAOP + VAON)/2		1.34	1.39	1.49	V

Parameter		Symbol	Test Condition	Min	Тур	Max	Units
	Si8921A		T _A = 25 °C	-0.04	0.01	0.04	%
No. Process	Si8921B		T _A = 25 °C	-0.02	0.003	0.02	%
Nonlinearity	Si8922A		T _A = 25 °C	-0.08	0.02	0.08	%
	Si8922B		T _A = 25 °C	-0.04	0.01	0.04	%
Nonlinearity Drift				-16		16	ppm/°C
	Si8921A			70	77		dB
Signal-to-Noise	Si8921B	SNR	FIN = 10 kHz, BW = 100	75	82		dB
Ratio	Si8922A	SINK	kHz	64	71		dB
	Si8922B			69	76		dB
	Si8921A				86		dB
Signal-to-Noise	Si8921B	CND	FIN = 1 kHz, BW = 10 kHz		91		dB
Ratio	Si8922A	SNR	FIIN = 1 KHZ, BVV = 10 KHZ		79		dB
	Si8922B				83		dB
	Si8921A	THD	F _{IN} = 1 kHz		-85	-74	dB
Total Harmonic	Si8921B	THD	F _{IN} = 1 kHz		-88	-77	dB
Distortion	Si8922A	THD	F _{IN} = 1 kHz		-82	-63	dB
	Si8922B	THD	F _{IN} = 1 kHz		-85	-66	dB
,			VDDA at DC		-100		dB
Davis Overski I	Dainatian Datia	DODD	VDDA at 100 mV and 10 kHz ripple		-100		dB
Power-Supply F	Rejection Ratio	PSRR	VDDB at DC		-100		dB
			VDDB at 100 mV and 10 kHz ripple		-100		dB
Output Resistive	Si8921	RLOAD	Between AON and AOP	5			kΩ
Load	Si8922	RLOAD	Between AO and GND	5			kΩ
Output Capa	Output Capacitive Load		Each pin to ground			100	pF
Timing							
Signal Dela	y (Si8921)	t _{PD}	50% to 50%		0.8		μs
Signal Dela	y (Si8922)	t _{PD}	50% to 50%		1		μs
Rise	Time	t _R	10% to 90%		0.8		μs
Startup	Time	tstartup			250		μs
Common-Mo Immu		CMTI	AIP = AIN = AGND, VCM = 1500 V	50	75		kV/µs

1. An analog CMTI failure is defined as an output error of more than 100 mV persisting for at least 1 μs .




Figure 4.1. Common-Mode Transient Immunity Characterization Circuit

Table 4.2. IEC Safety Limiting Values¹

Parameter	Symbol	Test Condition	Characteristic	Unit
Safety Temperature	T _S		150	°C
		θ _{JA} = 90 °C/W		
		VDD = 5.5 V	050	
		T _J = 150 °C	253	mA
		T _A = 25 °C		
Safety Input Current (WB Stretched SOIC-8)	Is	θ _{JA} = 90 °C/W		
		VDD = 3.6 V		
		T _J = 150 °C	386	mA
		T _A = 25 °C		
		θ _{JA} = 112 °C/W		
		VDD = 5.5 V	203	
		T _J = 150 °C		mA
		T _A = 25 °C		
Safety Input Current (NB SOIC-8)	I _S	θ _{JA} =112 °C/W		
		VDD = 3.6 V	310	
		T _J = 150 °C		mA
		T _A = 25 °C		
		θ _{JA} = 90 °C/W		
Safety Input Power (WB Stretched SOIC-8)	P _S	T _J = 150 °C	1389	mW
		T _A = 25 °C		
		θ _{JA} = 112 °C/W		
Safety Input Power (NB SOIC-8)	P _S	T _J = 150 °C	1116	mW
		T _A = 25 °C		
Device Power Dissipation (WB Stretched SOIC-8)	P _D		1.39	W
Device Power Dissipation (NB SOIC-8)			1.12	W

^{1.} Maximum value allowed in the event of a failure. Refer to the thermal derating curves below.

Table 4.3. Thermal Characteristics

Parameter	Symbol	WB Stretched SOIC-8	NB SOIC-8	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	90	112	°C/W




Figure 4.2. WB Stretched SOIC-8 Thermal Derating Curve for Safety Limiting Current




Figure 4.3. NB SOIC-8 Thermal Derating Curve for Safety Limiting Current

Table 4.4. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T _{STG}	-65	150	°C
Ambient Temperature Under Bias	T _A	-40	125	°C
Junction Temperature	TJ	_	150	°C
Supply Voltage	VDDA, VDDB	-0.5	6.0	V
Input Voltage respect to GNDA	VAIP, VAIN	-0.5	VDDx + 0.5	V
Output Sink or Source Current	I _O	_	5	mA
Total Power Dissipation	P _T	_	212	mW
Lead Solder Termperature (10 s)		_	260	°C
Human Body Model ESD Rating		6000	_	V
Capacitive Discharge Model ESD Rating		2000	_	V
Maximum Isolation (WB Stretched SOIC-8 Input to Output) (1 s)	_	_	6500	V _{RMS}
Maximum Isolation (NB SOIC-8 package Input to Output) (1 s)	_	_	4500	V _{RMS}

^{1.} Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of the data sheet.

4.1 Regulatory Information

Table 4.5. Regulatory Information (Pending)^{1, 2}

CSA

The Si8921 is certified under CSA. For more details, see Master Contract Number 232873.

60950-1, 62368-1: Up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

VDE

The Si8921 is certified according to VDE 0884-11. For more details, see File 5006301-4880-0001.

VDE 0884-11: Up to 1414 Vpeak for reinforced insulation working voltage.

UL

The Si8921 is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000 V_{RMS} isolation voltage for basic protection.

CQC

The Si8921 is certified under GB4943.1-2011.

Rated up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

Note:

- 1. Regulatory Certifications apply to 5 kV_{RMS} rated devices which are production tested to 6.0 kV_{RMS} for 1 s.
- 2. Regulatory Certifications apply to 2.5 kV_{RMS} rated devices which are production tested to 3.0 kV_{RMS} for 1 s.

Table 4.6. Insulation and Safety-Related Specifications

			Value		
Parameter	Symbol	Test Condition	WB Stretched SOIC8	NB SOIC8	Unit
Nominal External Air Gap (Clearance)	CLR		9.01	4.9	mm
Nominal External Tracking (Creepage)	CPG		9.01	4.01	mm
Minimum Internal Gap (Internal Clearance)	DTI		36	36	μm
Tracking Resistance	PTI or CTI	IEC60112	600	600	V
Erosion Depth	ED		0.019	0.04	mm
Resistance (Input-Output) ²	R _{IO}		10 ¹²	10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	1	1	pF

- 1. The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and creepage limits as x.x mm minimum. UL does not impose a clearance and creepage minimum for component-level certifications. CSA certifies the clearance and creepage limits as x.x mm minimum for the WB Stretched SOIC-8 package.
- 2. To determine resistance and capacitance, the Si8921/22 is converted into a 2-terminal device. Pins 1–4 are shorted together to form the first terminal, and pins 5–8 are shorted together to form the second terminal. The parameters are then measured between these two terminals.

Table 4.7. IEC 60664-1 Ratings

Parameter	Test Conditions	Specif	ication
Faranietei	rest conditions	WB Stretched SOIC8	NB SOIC8
Basic Isolation Group	Material Group	I	I
	Rated Mains Voltages ≤ 150 V _{RMS}	I-IV	I-IV
Installation Classification	Rated Mains Voltages ≤ 300 V _{RMS}	I-IV	I-IV
	Rated Mains Voltages ≤ 600 V _{RMS}	I-IV	1-111

Table 4.8. VDE 0884-11 Insulation Characteristics¹

			Characteristic		
Parameter	Symbol	Test Condition	WB Stretched SOIC8	NB SOIC8	Unit
Maximum Working Insula- tion Voltage	V _{IORM}		1414	560	V peak
Input to Output Test Voltage	V_{PR}	Method b1 $(V_{IORM} \times 1.875 = V_{PR}, 100\%$ Production Test, $t_m = 1 \text{ s}$, Partial Discharge < 5 pC)	2650	1050	V peak
Transient Overvoltage	V_{IOTM}	t = 60 s	8000	4000	V peak
Surge Voltage	V _{IOSM}	Tested per IEC 60065 with surge voltage using rise/decay time of 1.2 μs/50 μs	6250 (Tested with 10 kV)	6250 (Tested with 10 kV)	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	2	
Insulation Resistance at T_S , V_{IO} = 500 V	R_S		>10 ⁹	>10 ⁹	Ω

^{1.} This isolator is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The Si8921/22 provides a climate classification of 40/125/21.

4.2 Typical Operating Characteristics




Figure 4.4. Nonlinearity (%) vs. Temperature (°C)




Figure 4.6. Si8921B Nonlinearity (%) vs. Input Signal Amplitude (mV)




Figure 4.8. Si8922B Nonlinearity (%) vs. Input Signal Amplitude (mV)




Figure 4.5. Nonlinearity (%) vs. VDDA Supply (V)




Figure 4.7. Si8921A Nonlinearity (%) vs. Input Signal Amplitude (mV)




Figure 4.9. Si8922A Nonlinearity (%) vs. Input Signal Amplitude (mV)




Figure 4.10. Signal-to-Noise Ratio (dB) vs. Temperature (°C)




Figure 4.12. Si892xB Signal-to-Noise Ratio (dB) vs. Input Signal Amplitude (mV)




Figure 4.14. Signal-to-Noise Ratio (dB) vs. Input Signal Frequency (kHz)




Figure 4.11. Signal-to-Noise Ratio (dB) vs. VDDA Supply (V)




Figure 4.13. Si892xA Signal-to-Noise Ratio (dB) vs. Input Signal Amplitude (mV)




Figure 4.15. Si8921 Output Voltage (V) vs. Input Voltage (V)





Figure 4.16. Total Harmonic Distortion (dB) vs. Temperature (°C)



-50

Figure 4.17. Total Harmonic Distortion (dB) vs. VDDA Supply (V)




Figure 4.18. Si892xB Total Harmonic Distortion (dB) vs. Input Signal Amplitude (mV)




Figure 4.19. Si892xA Total Harmonic Distortion (dB) vs. Input Signal Amplitude (mV)




Figure 4.20. Total Harmonic Distortion (dB) vs. Input Signal Frequency (kHz)




Figure 4.21. Power Supply Rejection Ratio vs. Power Supply Frequency (kHz)




Figure 4.22. Input Offset (mV) vs. Temperature (°C)




Figure 4.24. Gain Error (%) vs. Temperature (°C)




Figure 4.26. Amplifier Bandwidth




Figure 4.23. Input Offset (mV) vs. VDDA Supply (V)




Figure 4.25. Gain Error (%) vs. VDDA Supply (V)




Figure 4.27. Common-Mode Rejection Ratio (dB) vs. Input Frequency (kHz)




Figure 4.28. IDDA (mA) vs. Temperature (°C)




Figure 4.30. Si8921B High-to-Low Step Response




Figure 4.32. Si8921A High-to-Low Step Response




Figure 4.29. IDDB (mA) vs. Temperature (°C)




Figure 4.31. Si8921B Low-to-High Step Response




Figure 4.33. Si8921A Low-to-High Step Response




Figure 4.34. Si8922B High-to-Low Step Response




Figure 4.36. Si8922A High-to-Low Step Response




Figure 4.35. Si8922B Low-to-High Step Response




Figure 4.37. Si8922A Low-to-High Step Response

5. Pin Descriptions

5.1 Si8921 Pin Descriptions




Table 5.1. Si8921 Pin Descriptions

Name	Pin Number	Description
VDDA	1	Input side power supply
AIP	2	Analog input high
AIN	3	Analog input low
GNDA	4	Input side ground
GNDB	5	Output side ground
AON	6	Analog output low
AOP	7	Analog output high
VDDB	8	Output side power supply

5.2 Si8922 Pin Descriptions




Table 5.2. Si8922 Pin Descriptions

Name	Pin Number	Description
VDDA	1	Input side power supply
AIP	2	Analog input high
AIN	3	Analog input low
GNDA	4	Input side ground
GNDB	5	Output side ground
GNDB	6	Output side ground
AO	7	Analog output
VDDB	8	Output side power supply

6. Packaging

6.1 Package Outline: 8-Pin Wide Body Stretched SOIC

The figure below illustrates the package details for the Si8921/22 in a 8-Pin Wide Body Stretched SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.1. 8-Pin Wide Body Stretched SOIC Package

Table 6.1. 8-Pin Wide Body Stretched SOIC Package Diagram Dimensions

Dimension	MIN	MAX
А	2.49	2.79
A1	0.36	0.46
b	0.30	0.51
С	0.20	0.33
D	5.74	5.94
E	11.25	11.76
E1	7.39	7.59
е	1.27	BSC
L	0.51	1.02
h	0.25	0.76
θ	0°	8°

Dimension	MIN	MAX
aaa		0.25
bbb		0.25
ccc		0.10

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.

6.2 Package Outline: 8-Pin Narrow Body SOIC

The figure below illustrates the package details for the Si8921/22 in an 8-Pin Narrow Body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.2. 8-Pin Narrow Body SOIC Package

Table 6.2. 8-Pin Narrow Body SOIC Package Diagram Dimensions

Dimension	Min	Max
А	1.35	1.75
A1	0.10	0.25
A2	1.40 REF	1.55 REF
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27	BSC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1982.
- 3. This drawing conforms to JEDEC Outline MS-102.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020B specification for Small Body Components.

6.3 Land Pattern: 8-Pin Wide Body Stretched SOIC

The figure below illustrates the recommended land pattern details for the Si8921/22 in a 8-Pin Wide Body Stretched SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.3. 8-Pin Wide Body Stretched SOIC Land Pattern

Table 6.3. 8-Pin Wide Body Stretched SOIC Land Pattern Dimensions

Symbol	mm
C1	10.60
E	1.27
X1	0.60
Y1	1.85

Note:

General

- 1. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6.4 Land Pattern: 8-Pin Narrow Body SOIC

The figure below illustrates the recommended land pattern details for the Si8921/22 in a 8-Pin Narrow Body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.4. 8-Pin Narrow Body SOIC Land Pattern

Table 6.4. 8-Pin Narrow Body SOIC Land Pattern Dimensions

Symbol	mm
C1	5.40
E	1.27
X1	0.60
Y1	1.55

- 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

6.5 Top Marking: 8-Pin Wide Body Stretched SOIC

The figure below illustrates the top markings for the Si8921/22 in a 8-Pin Wide Body Stretched SOIC package. The table explains the top marks shown in the illustration.




Figure 6.5. Si8921 8-Pin Wide Body Stretched SOIC Top Marking

Table 6.5. 8-Pin Wide Body Stretched SOIC Top Mark Explanation

Line 1 Mark- ing:	Customer Part Number	Si892X = Isolator Amplifier Series X = Base part number • 1 = Differential output • 2 = Single-ended output S = Input Range: • A = ±62.5 mV • B = ±250 mV V = Insulation rating: • D = 5.0 kVrms
Line 2 Mark- ing:	TTTTTT = Mfg Code	Manufacturing Code from the Assembly Purchase Order form.
Line 3 Mark- ing:	YY = Year WW = Work Week Circle = 43 mils Diameter Left-Justified	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.

6.6 Top Marking: 8-Pin Narrow Body SOIC

The figure below illustrates the top markings for the Si8921/22 in a 8-Pin Narrow Body SOIC package. The table explains the top marks shown in the illustration.




Figure 6.6. 8-Pin Narrow Body SOIC Top Marking

Table 6.6. 8-Pin Narrow Body SOIC Top Marking Explanation

Line 1 Mark-ing:	Customer Part Number	Si892X = Isolator Amplifier Series X = Base part number 1 = Differential output 2 = Single-ended output S = Input Range: A = ±62.5 mV B = ±250 mV V = Insulation rating: B = 2.5 kVrms
Line 2 Mark- ing:	CC = Country of Origin ISO Code Abbreviation YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
Line 3 Mark- ing:	TTTTTT = Mfg Code Circle = 19.7 mils Diameter Left-Justified	Manufacturing Code from the Assembly Purchase Order form.

7. Revision History

Revision 0.8

June. 2021

- · Added Automotive OPNs and updated specified input range in 1. Ordering Guide.
- Updated Figure 3.1 Current Sense Application on page 5.
- Added linearity minimum specification to Table 4.1 Electrical Specifications on page 7.

Revision 0.7

April, 2020

- · Numerous clarifications throughout.
- · Updated 4. Electrical Specifications after full characterization.
- · Changed Si8922 Pin 6 from NC to GND.

Revision 0.51

June, 2019

- · Added section for Automotive Grade OPNs.
- · Corrected error in Specified Linear Input Range on page 6.
- · Changed DTI Specification on page 11.
- · Corrected Si8922 Pin Diagram on page 20.
- · Updated supply currents on page 6.

Revision 0.5

March, 2019

- · Updated specifications.
- · Added narrow body SOIC-8 package.

Revision 0.1

February, 2018

· Initial release.









www.skyworksinc.com/quality



Support & Resources www.skyworksinc.com/support

Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.