### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND	0.3V to +4.0V
IN_+, IN to GND	0.3V to +4.0V
OUT+, OUT- to GND	0.3V to +4.0V
PD, SEL to GND	
Single-Ended and Differential Output	
Short-Circuit Duration (OUT+, OUT-)	Continuous
Continuous Power Dissipation ( $T_A = +70$	D°C)
10 Din UNAX (denote E Cm/N//OC about	

10-Pin µMAX (derate 5.6mW/°C above +70°C)............444mW 10-Lead Thin QFN (derate 24.4mW/°C above +70°C)..1951mW

Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
ESD Protection	
Human Body Model ( $R_D = 1.5 k\Omega$ , $C_S = 1$	100pF)
(IN_+, IN, OUT+, OUT-)	<u>+</u> 16kV
IEC61000-4-2 Level 4 ( $R_D = 330\Omega$ , $C_S =$	150pF)
Contact Discharge (IN_+, IN, OUT+, C	0UT-) <u>+</u> 8 kV
Air-Gap Discharge (IN_+, IN, OUT+, C	0UT-) <u>+</u> 15kV
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 100\Omega, \overline{PD} = \text{high}, \text{SEL} = \text{high} \text{ or low, differential input voltage } |V_{ID}| = 0.05V \text{ to } 1.2V, MAX9176 \text{ input common-mode voltage } V_{CM} = |V_{ID}/2| \text{ to } 2.4V - |V_{ID}/2|, MAX9177 \text{ input common-mode voltage } V_{CM} = |V_{ID}/2| \text{ to } V_{CC} - |V_{ID}/2|, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3.3V, |V_{ID}| = 0.2V, V_{CM} = 1.25V, T_A = +25^{\circ}\text{C}.) \text{ (Notes } 1, 2, 3)$ 

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
DIFFERENTIAL INPUTS (IN_+, IN	l)	·					
Differential Input High Threshold	V <sub>TH</sub>					+50	mV
Differential Input Low Threshold	V <sub>TL</sub>			-50			mV
Input Current	I <sub>IN+</sub> , I <sub>IN-</sub>	Figure 1		-20		+20	μA
Power-Off Input Current		MAX9176	V <sub>CC</sub> = 0 or open, Figure 1			+20	
	I <sub>INO+</sub> , I <sub>INO-</sub>	MAX9177	$V_{IN+} = 3.6V \text{ or } 0,$ $V_{IN-} = 3.6V \text{ or } 0,$ $V_{CC} = 0 \text{ or open},$ Figure 1	-20			μA
Fail-Safe Input Resistors	R <sub>IN1</sub>	V <sub>CC</sub> = 3.6V, 0 or open, Figure 1		60		108	
(MAX9176)	R <sub>IN2</sub>			200		394	kΩ
Input Resistors (MAX9177)	R <sub>IN3</sub>	V <sub>CC</sub> = 3.6V, 0 or open, Figure 1		212		450	kΩ
Input Capacitance	CIN	IN_+ or IN to GND (Note 4)				4.5	рF
LVTTL/LVCMOS INPUTS (SEL, F	D)	•					
Input High Voltage	VIH			2.0	V <sub>CC</sub>	+ 1.0	V
Input Low Voltage	VIL			-1.0		+0.8	V
		$-1.0V \le SEL, \overline{PD} \le 0V$		-1.5			mA
Input Current	lin	$OV \leq SEL, \overline{PD} \leq V_{CC}$		-20		+20	μA
		$V_{CC} \le SEL, \overline{PD} \le V_{CC} + 1.0V$				+1.5	mA
LVDS OUTPUT (OUT+, OUT-)							
Differential Output Voltage	VOD	Figure 2		250	393	475	mV
Change in Differential Output Voltage Between Logic States	ΔV <sub>OD</sub>	Figure 2			1.0	15	mV
Offset Voltage	Vos	Figure 3	1.125	1.25	1.375	V	

M/IXI/M

## DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 100\Omega, \overline{PD} = \text{high}, \text{SEL} = \text{high or low, differential input voltage } |V_{ID}| = 0.05V \text{ to } 1.2V, MAX9176 \text{ input common-mode voltage } V_{CM} = |V_{ID}/2| \text{ to } 2.4V - |V_{ID}/2|, MAX9177 \text{ input common-mode voltage } V_{CM} = |V_{ID}/2| \text{ to } V_{CC} - |V_{ID}/2|, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at V_{CC} = 3.3V, |V_{ID}| = 0.2V, V_{CM} = 1.25V, T_A = +25^{\circ}\text{C}.) (Notes 1, 2, 3)$ 

PARAMETER	SYMBOL	CON	NDITIONS	MIN	ТҮР	МАХ	UNITS
Change in Offset Voltage Between Logic States	$\Delta V_{OS}$	Figure 3			4	15	mV
Fail-Safe Differential Output Voltage (MAX9176)	V <sub>OD</sub>	Figure 2	Figure 2		393	475	mV
Differential Output Resistance	RDIFF	$V_{CC} = 3.6V \text{ or } 0$		95	123	146	Ω
Power-Down Single-Ended		PD = low	$V_{OUT+} = open,$ $V_{OUT-} = 3.6V \text{ or } 0$	1.0	±0.01	+1.0	
Output Current	IPD	PD = IOW	$V_{OUT-} = open,$ $V_{OUT+} = 3.6V \text{ or } 0$	-1.0			μΑ
Power-Off Single-Ended Output	IOFF	$\overline{PD}$ , SEL = low, V <sub>CC</sub> = 0 or open	$V_{OUT+} = open,$ $V_{OUT-} = 3.6V \text{ or } 0$	-1.0	±0.01	+1.0	μA
Current			$V_{OUT-} = open,$ $V_{OUT+} = 3.6V \text{ or } 0$				
Output Short-Circuit Current	loo	$V_{ID}$ = +50mV or -50mV, $V_{OUT+}$ = 0 or $V_{CC}$		-15		+15	mA
Output Short-Circuit Current	IOS	$V_{ID}$ = +50mV or -50mV, $V_{OUT}$ = 0 or $V_{CC}$					
Differential Output Short-Circuit Current Magnitude	IOSD	$V_{ID} = +50mV \text{ or } -50mV, V_{OD} = 0$ (Note 4)				15	mA
Supply Current	Icc	$R_L = 100\Omega$ , $\overline{PD} = V_{CC}$ , $SEL = V_{CC}$ or 0			26	40	mA
Power-Down Supply Current	ICCPD	$R_L = 100\Omega$ , $\overline{PD} = 0$ , other inputs open			0.5	20	μA
Output Capacitance	Co	OUT+ or OUT- to GND (Note 4)				5.2	pF

## **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 100\Omega, C_L = 5pF$ , differential input voltage  $|V_{ID}| = 0.15V \text{ to } 1.2V$ , MAX9176 input common-mode voltage  $V_{CM} = |V_{ID}/2|$  to 2.4V -  $|V_{ID}/2|$ , MAX9177 input common-mode voltage  $V_{CM} = |V_{ID}/2|$  to  $V_{CC} - |V_{ID}/2|$ , T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at  $V_{CC} = 3.3V$ ,  $|V_{ID}| = 0.2V$ ,  $V_{CM} = 1.25V$ , T<sub>A</sub> = +25°C.) (Notes 5, 6, 7)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
DIFFERENTIAL INPUTS (IN_+, IN	i)	•				•	
High-to-Low Propagation Delay	<b>t</b> PHL	Figures 4, 5	1.33	2.46	3.23	ns	
Low-to-High Propagation Delay	t <sub>PLH</sub>	Figures 4, 5	1.33	2.49	3.31	ns	
Added Deterministic Jitter	t <sub>DJ</sub>	Figures 4, 5 (Notes 8, 12)		68	80	ps(P-P)	
Added Random Jitter	t <sub>RJ</sub>	Figures 4, 5 (Note 12)		0.7	1.0	ps(RMS)	
Pulse Skew   tPLH - tPHL	t <sub>SKP</sub>	Figures 4, 5		27	142	ps	
	tSKPP1	Figures 4, 5 (Note 9)		0.4	1.3		
Part-to-Part Skew	tSKPP2	Figures 4, 5 (Note 10)			2.0	ns	
Rise Time	t <sub>R</sub>	Figures 4, 5	217	320	383	ps	
Fall Time	tF	Figures 4, 5	157	340	360	ps	
Select to Out Delay	tpso	Figure 6		2.0	2.7	ns	
Power-Down Time	tPD	Figures 7, 8			6.0	ns	
Power-Up Time	tpu	Figures 7, 8			35	μs	
Maximum Data Rate	DRMAX	Figures 4, 5,  V <sub>OD</sub>   ≥ 250mV (Note 11)	800			Mbps	
Maximum Switching Frequency	fMAX	Figures 4, 5,  V <sub>OD</sub>   ≥ 250mV (Note 11)	670			MHz	
	lasaur	$f_{IN} = 670 MHz$		38	58	mA	
Switching Supply Current	ICCSW	f <sub>IN</sub> = 155MHz		26	47		
PRBS Supply Current	ICCPR	DR = 800Mbps, 2 <sup>23</sup> - 1 PRBS input		27	49	mA	

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V<sub>TH</sub>, V<sub>TL</sub>, V<sub>ID</sub>, V<sub>OD</sub>, and ΔV<sub>OD</sub>.

Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are 100% tested at  $T_A = +25^{\circ}C$ .

- Note 3: Tolerance on all external resistors (including figures) is ±1%.
- Note 4: Guaranteed by design and characterization.
- Note 5: AC parameters are guaranteed by design and characterization and not production tested. Limits are set at ±6 sigma.
- Note 6: CL includes scope probe and test jig capacitance.
- **Note 7:** Pulse-generator output for differential inputs IN\_+, IN\_- (unless otherwise noted): f = 670MHz, 50% duty cycle,  $R_O = 50\Omega$ ,  $t_R = 500$ ps, and  $t_F = 500$ ps (0% to 100%). Pulse-generator output for single-ended inputs PD, SEL:  $t_R = t_F = 1.5$ ns (0.2V<sub>CC</sub> to 0.8V<sub>CC</sub>), 50% duty cycle,  $V_{OH} = V_{CC} + 1.0V$  settling to  $V_{CC}$ ,  $V_{OL} = -1.0V$  settling to zero.
- **Note 8:** Pulse-generator output for  $t_{DJ}$ :  $V_{OD} = 0.15V$ ,  $V_{OS} = 1.25V$ , bit rate = 800Mbps,  $2^{23} 1$  PRBS,  $R_O = 50\Omega$ ,  $t_R = 500$ ps, and  $t_F = 500$ ps (0% to 100%).
- **Note 9:** t<sub>SKPP1</sub> is the magnitude of the difference of any differential propagation delays between devices operating under identical conditions.

/N / X | /V

- Note 10: t<sub>SKPP2</sub> is the magnitude of the difference of any differential propagation delays between devices operating over rated conditions.
- Note 11: Meets all AC specifications.
- Note 12: Input jitter subtracted from output jitter.

4



Figure 1. Input Structure





Figure 2. VOD Test Circuit



Figure 3. Vos Test Circuit

M/IXI/M

Figure 4. Transition Time and Propagation Delay Test Circuit



Figure 5. Transition Time and Propagation Delay Timing



Figure 6. Select-to-Out Delay Timing



Figure 8. Power-Up/Down Delay Waveform



Figure 7. Power-Up/Down Delay Test Circuit

## **Typical Operating Characteristics**

((MAX9176) V<sub>CC</sub> = 3.3V, |V<sub>ID</sub>| = 0.2V, V<sub>CM</sub> = 1.25V, R<sub>L</sub> = 100Ω, C<sub>L</sub> = 5pf, PD = V<sub>CC</sub>. SEL = 0V, IN1+, IN1- = open, T<sub>A</sub> = +25°C, unless otherwise noted.)



MAX9176/MAX9177

## **Typical Operating Characteristics (continued)**

((MAX9176) V<sub>CC</sub> = 3.3V,  $|V_{ID}|$  = 0.2V,  $V_{CM}$  = 1.25V,  $R_L$  = 100 $\Omega$ ,  $C_L$  = 5pf,  $\overline{PD}$  = V<sub>CC</sub>, SEL = 0V, IN1+, IN1- = open, T\_A = +25°C, unless otherwise noted.)





### Pin Description

Р	PIN		PIN NAME		FUNCTION		
μΜΑΧ	QFN	NAME	FUNCTION				
1	1	IN0+	Noninverting Differential Input 0				
2	2	IN0-	Inverting Differential Input 0				
3	3	GND	Ground				
4	4	IN1+	Noninverting Differential Input 1				
5	5	IN1-	Inverting Differential Input 1				
6	6	SEL	LVTTL/LVCMOS Input Select. SEL = high selects differential input 1. SEL = low selects differential input 0. Internal pulldown resistor to GND.				
7	7	PD	LVTTL/LVCMOS Input. Device is powered down when PD is low. Internal pulldown resistor to GND.				
8	8	V <sub>CC</sub>	Power Supply				
9	9	OUT-	Inverting Differential Output				
10	10	OUT+	Noninverting Differential Output				
	EP	Exposed Pad	Exposed Pad. Solder to ground.				

### Table 1. Function Table

	INPUTS	OUTPUT
(1)	l_+) - (IN)	(OUT+) - (OUT-)
	≥ +50mV	Н
	≤ -50mV	L
-50mV	$< V_{ID} < +50 mV$	Indeterminate
MAX9177	Open	
MAX9176	Open, undriven short, or undriven parallel termination	н

### **Detailed Description**

The MAX9176/MAX9177 are 670MHz, low-jitter, lowskew 2:1 multiplexers ideal for protection switching, loopback, and clock distribution. The devices feature ultra-low 68ps(P-P) deterministic jitter that ensures reliable operation in high-speed links that are highly sensitive to timing error.

The MAX9176 has fail-safe LVDS inputs and an LVDS output. The MAX9177 has anything differential inputs (CML/LVDS/LVPECL) and an LVDS output. The output can be put into high impedance using the power-down input. The MAX9176 features fail-safe circuits that drive the output high when a selected input is open, undriven and shorted, or undriven and terminated. The MAX9177 has bias circuits that force the output high when a selected input is open. The mux select and power-down inputs are compatible with standard LVTTL/LVCMOS logic.

The select and power-down inputs tolerate undershoot of -1V and overshoot of V<sub>CC</sub> + 1V. The MAX9176/MAX9177 are available in 10-pin  $\mu$ MAX and 10-lead thin QFN packages, and operate from a single 3.3V supply over the -40°C to +85°C temperature range.

### **Current-Mode LVDS Output**

The LVDS output uses a current-steering configuration. This approach results in less ground bounce and less output ringing, enhancing noise margin and system speed performance.

A differential output voltage is produced by steering current through the parallel combination of the integrated differential output resistor and transmission line impedance/termination resistor. When driving a  $100\Omega$  load, a differential voltage of 250mV to 475mV is produced. For loads greater than  $100\Omega$ , the output voltage is larger, and for loads less than  $100\Omega$ , the output volt-

### 

# Table 2. Input Select and Power-DownFunction Table

SEL	PD	OUT+, OUT-
Н	Н	IN1+, IN1-
L or open	Н	INO+, INO-
X	L or open	High impedance to ground and $123\Omega$ (typ) differential output resistance

age is smaller. See the Differential Output Voltage vs. Load Resistance curve in *Typical Operating Characteristics* for more information. The output is short-circuit current limited for single-ended and differential shorts.

### MAX9176 Input Fail-Safe

The fail-safe feature of the MAX9176 sets the output high when the differential input is:

- Open
- Undriven and shorted
- Undriven and terminated

Without a fail-safe circuit, when the selected input is undriven, noise at the input may switch the output and it may appear to the system that data is being sent. Open or undriven terminated input conditions can occur when a cable is disconnected or cut, or when the driver output is in high impedance. A shorted input can occur because of a cable failure.

When the selected input is driven with a differential signal of  $|V_{ID}| = 50$ mV to 1.2V within a voltage range of 0 to 2.4V, the fail-safe circuit is not activated. If the selected input is open, undriven and shorted, or undriven and terminated, an internal resistor in the fail-safe circuit pulls both inputs above V<sub>CC</sub> - 0.3V, activating the fail-safe circuit and forcing the output high (Figure 1).

### Overshoot and Undershoot Voltage Protection

The MAX9176/MAX9177 are designed to protect the select and power-down inputs (SEL and PD) against latchup due to transient overshoot and undershoot voltage. If the input voltage goes above  $V_{CC}$  or below GND by up to 1V, an internal circuit limits input current to 1.5mA.

## **Applications Information**

### **Power-Supply Bypassing**

Bypass the V<sub>CC</sub> pin with high-frequency surface-mount ceramic  $0.1\mu$ F and  $0.001\mu$ F capacitors in parallel as close to the device as possible, with the smaller valued capacitor closest to V<sub>CC</sub>.

### **Differential Traces**

Input and output trace characteristics affect the performance of the MAX9176/MAX9177. Use controlledimpedance differential traces (100 $\Omega$  typical). To reduce radiated noise and ensure that noise couples as common mode, route the differential input and output signals within a pair close together. Reduce skew by matching the electrical length of the two signal paths that make up the differential pair. Excessive skew can result in a degradation of magnetic field cancellation. Maintain a constant distance between the differential traces to avoid discontinuities in differential impedance. Minimize the number of vias to further prevent impedance discontinuities.

### **Cables and Connectors**

Interconnect for LVDS typically has a controlled differential impedance of  $100\Omega$ . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.

Avoid the use of unbalanced cables such as ribbon or simple coaxial cable. Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.

**Termination** The MAX9176/MAX9177 require external input and output termination resistors. For LVDS, connect an input termination resistor across each differential input and at the far end of the interconnect driven by the LVDS output. Place the input termination resistor as close to the receiver input as possible. Termination resistors should match the differential impedance of the transmission line. Use 1% surface-mount resistors.

The MAX9176/MAX9177 feature an integrated differential output resistor. This resistor reduces jitter by damping reflections produced by any mismatch between the transmission line and termination resistor at the far end of the interconnect.

### **Board Layout**

Separate the differential and single-ended signals to reduce crosstalk. A four-layer printed circuit board with separate layers for power, ground, differential signals, and single-ended logic signals is recommended. Separate the differential signals from the logic signals with power and ground planes for best results.

**IEC 61000-4-2 Level 4 ESD Protection** The IEC 61000-4-2 standard (Figure 10) specifies ESD tolerance for electronic systems. The IEC61000-4-2 model specifies a 150pF capacitor that is discharged into the device through a 330 $\Omega$  resistor. The MAX9176/ MAX9177 differential inputs and outputs are rated for IEC61000-4-2 level 4 (±8kV Contact Discharge and ±15kV Air-Gap Discharge). The Human Body Model (HBM, Figure 9) specifies a 100pF capacitor that is discharged into the device through a 1.5k $\Omega$  resistor.

IEC 61000-4-2 level 4 discharges higher peak current and more energy than the HBM due to the lower series resistance and larger capacitor.



Figure 9. Human Body Test Model



Figure 10. IEC 61000\_4-2 Contact Discharge Test Model

///XI//



## **Functional Diagram**



Chip Information

TRANSISTOR COUNT: 744 PROCESS: CMOS

M/X/W

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



///XI/M

## **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



## **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMC	N DIME	NSIONS							
SYMBOL	MIN.	MAX.							
A	0.70	0.80							
D	2.90	3.10							
E	2.90	3.10							
A1	0.00	0.05							
L	0.20	0.40							
k	0.2	25 MIN							
A2	0.2	0 REF.							
PACKAGE VAR		-	E2	<u> </u>		h	[(N)/2) 11 x -		
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e		
T633-1	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF		
T833-1	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF		
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF		
DTES: ALL DIMENSIO COPLANARITY WARDAGE SH	SHALL	NOT EXCE	ED 0.08 m						
WARPAGE SH PACKAGE LEI SPECIAL CHA DRAWING CO	NGTH/PA RACTERI	ACKAGE WIE STIC(S).	OTH ARE CO	DNSIDERED	AS		PROPRIETARY INFORM TITLE PACKAGE OU QFN THIN (DU	JTLINE, 6, 8 & 10L, JAL), EXPOSED PAD, 3	
							APPROVAL	DOCUMENT CONTROL NO. 21-0137	REV. 2/ C/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2003 Maxim Integrated Products

Printed USA

**MAXIM** is a registered trademark of Maxim Integrated Products.