
# ABSOLUTE MAXIMUM RATINGS

V <sub>IN</sub>	40V
ADJ, RT, COMP, CTL_I, CTL_T, V <sub>REF</sub>	3V
V <sub>OUT</sub>	25V
RŬŇ, SYNC, SS	

Current Into RUN Pin1	00µA
Internal Operating Temperature Range40°C to	125°C
Peak Solder Reflow Body Temperature	245°C
Storage Temperature55°C to	

### PIN CONFIGURATION http://www.linear.com/product/LTM8026#orderinfo



# ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MA	RKING*	PACKAGE	MSL	TEMPERATURE RANGE
	DEVICE FINISH CODE		TYPE	RATING	(Note 2)	
LTM8026EV#PBF	Au (RoHS)	LTM8026V	e4	LGA	3	-40°C to 125°C
LTM8026IV#PBF	Au (RoHS)	LTM8026V	e4	LGA	3	-40°C to 125°C
LTM8026MPV#PBF	Au (RoHS)	LTM8026V	e4	LGA	3	-55°C to 125°C
LTM8026EY#PBF	SAC305 (RoHS)	LTM8026Y	e1	BGA	3	-40°C to 125°C
LTM8026IY#PBF	SAC305 (RoHS)	LTM8026Y	e1	BGA	3	-40°C to 125°C
LTM8026IY	SnPb (63/37)	LTM8026Y	eO	BGA	3	-40°C to 125°C
LTM8026MPY#PBF	SAC305 (RoHS)	LTM8026Y	e1	BGA	3	-55°C to 125°C
LTM8026MPY	SnPb (63/37)	LTM8026Y	eO	BGA	3	-55°C to 125°C

Consult Marketing for parts specified with wider operating temperature ranges. \*Device temperature grade is indicated by a label on the shipping container. Pad or ball finish code is per IPC/JEDEC J-STD-609.

• Terminal Finish Part Marking: www.linear.com/leadfree • Recommended LGA and BGA PCB Assembly and Manufacturing Procedures:

www.linear.com/umodule/pcbassembly

• LGA and BGA Package and Tray Drawings: www.linear.com/packaging

### ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full internal

operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . RUN = 3V, unless otherwise noted. (Note 3)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Minimum Input Voltage		•			6	V
Output DC Voltage	$I_{OUT} = 1A, R_{ADJ} Open$ $I_{OUT} = 1A, R_{ADJ} = 499\Omega$			1.2 24		V V
Output DC Current	6V < V <sub>IN</sub> < 36V, V <sub>OUT</sub> = 3.3V		0		5	A
Quiescent Current Into V <sub>IN</sub>	RUN = 0V No Load			0.1 2	3 4	μA mA
Line Regulation	6V < V <sub>IN</sub> < 36V, I <sub>OUT</sub> = 1A			0.1		%
Load Regulation	V <sub>IN</sub> = 12V, 0A < I <sub>OUT</sub> < 5A			0.7		%
Output RMS Voltage Ripple	V <sub>IN</sub> = 12V, I <sub>OUT</sub> = 4.5A			10		mV
Switching Frequency	$\begin{array}{l} R_{T}=40.2k\\ R_{T}=453k \end{array}$			1000 100		kHz kHz
Voltage at ADJ Pin		•	1.16	1.19	1.22	V
Current Out of ADJ Pin	$ADJ = 0V, V_{OUT} = 1V$			100		μA
RUN Pin Current	RUN = 1.45V			5.5		μA
RUN Threshold Voltage (Falling)			1.47	1.55	1.63	V
RUN Input Hysteresis				130		mV
CTL_I Control Range			0		1.5	V
CTL_I Pin Current					1.5	μA
CTL_I Current Limit Accuracy	CTL_I = 1.5V CTL_I = 0.75V		5.1 2.24	5.6 2.8	6.1 3.36	A A
CTL_T Control Range			0		1.5	V
CTL_T Pin Current					1.5	μA
CTL_T Current Limit Accuracy	CTL_T = 1.5V CTL_T = 0.75V		5.1 2.24	5.6 2.8	6.1 3.36	A A
V <sub>REF</sub> Voltage	0.5mA Load		1.89		2.04	V
SS Pin Current	(Note 4)			-11		μA
SYNC Input Low Threshold	f <sub>SYNC</sub> = 400kHz				0.6	V
SYNC Input High Threshold	f <sub>SYNC</sub> = 400kHz		1.2			V
SYNC Bias Current	SYNC = 0V				1	μA


**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** This µModule regulator includes overtemperature protection that is intended to protect the device during momentary overload conditions. Internal temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum internal operating junction temperature may impair device reliability.

**Note 3:** The LTM8026E is guaranteed to meet performance specifications from 0°C to 125°C internal operating temperature. Specifications over the full –40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM8026I is guaranteed to meet specifications over the full –40°C to 125°C internal operating temperature range. The LTM8026MP is guaranteed to meet specifications over the full –55°C to 125°C internal operating temperature range. The LTM8026MP is guaranteed to meet specifications over the full –55°C to 125°C internal operating temperature range. Note that the maximum internal temperature is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 4: Current flows out of pin.

 $T_A = 25^{\circ}C$ , unless otherwise noted. Configured per Table 1, where applicable.



8026 G09


8026 G08

5

5


#### **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise noted.


 $T_A = 25^{\circ}C$ , unless otherwise noted. Configured per Table 1, where applicable.




5


 $T_A = 25^{\circ}C$ , unless otherwise noted. Configured per Table 1, where applicable.









Input Current vs Output Current 12V<sub>OUT</sub>





Input Current vs Output Current 18V<sub>OUT</sub>



**Input Current vs Load Current** 

–3.3V<sub>OUT</sub>

12V<sub>IN</sub>

24VIN

- 32.5V<sub>IN</sub>

1.6

1.4

1.2

1.0

0.8

0.6

0.4

0.2


0

8026 G25


0

1

Input Current vs Output Current 24V<sub>OUT</sub>



Input Current vs Load Current –5V<sub>OUT</sub>



8026fd

2


OUTPUT CURRENT (A)

3


4


5


 $T_A = 25^{\circ}C$ , unless otherwise noted. Configured per Table 1, where applicable.
















INPUT VOLTAGE (V) 10 5 0 0 -5 OUTPUT VOLTAGE (V) 8026 G29

**Minimum Required Input Voltage** vs Load 3.3V<sub>OUT</sub> and Below




**Minimum Required Input Voltage** vs Load 12Voirt




**Minimum Required Input Running** Voltage vs Negative Output Voltage 25  $I_{OUT} = 4A$  $I_{OUT} = 3A$  $I_{OUT} = 2A$ 20  $I_{OUT} = 1A$ 15 -10 -15







**Minimum Required Input Voltage** vs Load 18Voirt




 $T_A = 25^{\circ}C$ , unless otherwise noted. Configured per Table 1, where applicable.




Minimum Required Input Voltage vs Load –8V<sub>OUT</sub>



Temperature Rise vs Load Current  $3.3V_{\text{OUT}}$ 





**Minimum Required Input Voltage** 

3

4

8026 G41

2

LOAD CURRENT (A)

**Temperature Rise vs Load Current** 

vs Load -12V<sub>OUT</sub>

TO START

- TO RUN

1

36V<sub>IN</sub>

24VIN

12V<sub>IN</sub>

---- 7V<sub>IN</sub>

RUN CONTROLLED

30

25

20

15

10

5

0

70

60

50

40

30

20

10

0


0

0


5V<sub>OUT</sub>

**Minimum Required Input Voltage** vs Load -5V<sub>OUT</sub> 35 TO START TO START TO RUN CONTROLLED TO RUN 30 25 INPUT VOLTAGE (V) 20 15 10 5 0 0 1 2 3 4 5 LOAD CURRENT (A) 8026 G39

Temperature Rise vs Load Current 2.5V<sub>OUT</sub>



Temperature Rise vs Load Current  $8V_{\text{OUT}}$ 



For more information www.linear.com/LTM8026

2


3

LOAD CURRENT (A)

4

5

 $T_A = 25^{\circ}C$ , unless otherwise noted. Configured per Table 1, where applicable.





0

0

0.2

0.4

0.6

SWITCHING FREQUENCY (MHz)

0.8

1.0

8026 G53

0

0

1


2

LOAD CURRENT (A)

3

4

 $T_A = 25^{\circ}C$ , unless otherwise noted. Configured per Table 1, where applicable.



### PIN FUNCTIONS

 $V_{OUT}$  (Bank 1): Power Output Pins. Apply the output filter capacitor and the output load between these pins and GND pins.

**GND (Bank 2):** Tie these GND pins to a local ground plane below the LTM8026 and the circuit components. In most applications, the bulk of the heat flow out of the LTM8026 is through these pads, so the printed circuit design has a large impact on the thermal performance of the part. See the PCB Layout and Thermal Considerations sections for more details. Return the feedback divider ( $R_{ADJ}$ ) to this net.

 $V_{IN}$  (Bank 3): The V<sub>IN</sub> pins supply current to the LTM8026's internal regulator and to the internal power switches. These pins must be locally bypassed with an external, low ESR capacitor; see Table 1 for recommended values.

**CTL\_T (Pin D8):** Connect a resistor/NTC thermistor network to the CTL\_T pin to reduce the maximum regulated output current of the LTM8026 in response to temperature. The maximum control voltage is 1.5V. If this function is not used, tie this pin to  $V_{REF}$ .

**CTL\_I (Pin E8):** The CTL\_I pin reduces the maximum regulated output current of the LTM8026. The maximum control voltage is 1.5V. If this function is not used, tie this pin to  $V_{\text{REF}}$ .

**V<sub>REF</sub> (Pin F8):** Buffered 2V Reference Capable of 0.5mA Drive.

**RT (Pin G8):** The RT pin is used to program the switching frequency of the LTM8026 by connecting a resistor from this pin to ground. The Applications Information section of the data sheet includes a table to determine the resistance value based on the desired switching frequency. When using the SYNC function, apply a resistor value equivalent to 20% lower than the SYNC pulse frequency. Do not leave this pin open.

**COMP (Pin H8):** Compensation Pin. This pin is generally not used. The LTM8026 is internally compensated, but some rare situations may arise that require a modification to the control loop. This pin connects directly to the PWM comparator of the LTM8026. In most cases, no adjustment is necessary. If this function is not used, leave this pin open.

### PIN FUNCTIONS

**SS (Pin J8):** The Soft-Start Pin. Place an external capacitor to ground to limit the regulated current during start-up conditions. The soft-start pin has an  $11\mu$ A charging current.

**ADJ (Pin K8):** The LTM8026 regulates its ADJ pin to 1.19V. Connect the adjust resistor from this pin to ground. The value of  $R_{ADJ}$  is given by the equation:

$$R_{ADJ} = \frac{11.9}{V_{OUT} - 1.19}$$


where  $R_{ADJ}$  is in  $k\Omega$ .

**RUN (Pin L6):** The RUN pin acts as an enable pin and turns on the internal circuitry. The RUN pin is internally clamped, so it may be pulled up to a voltage source that is

higher than the absolute maximum voltage of 6V through a resistor, provided the pin current does not exceed  $100\mu A$ . Do not leave this pin open. It may also be used to implement a precision UVLO. See the Applications Information section for details.

**SYNC (Pin L7):** Frequency Synchronization Pin. This pin allows the switching frequency to be synchronized to an external clock. The  $R_T$  resistor should be chosen to operate the internal clock at 20% lower than the SYNC pulse frequency. This pin should be grounded when not in use. Do not leave this pin floating. When laying out the board, avoid noise coupling to or from the SYNC trace. See the Synchronization section in Applications Information.

### **BLOCK DIAGRAM**



# OPERATION

The LTM8026 is a standalone nonisolated step-down switching DC/DC power supply that can deliver up to 5A of output current. This µModule regulator provides a precisely regulated output voltage programmable via one external resistor from 1.2V to 24V. The input voltage range is 6V to 36V. Given that the LTM8026 is a step-down converter, make sure that the input voltage is high enough to support the desired output voltage and load current.

As shown in the Block Diagram, the LTM8026 contains a current mode controller, power switches, power inductor, and a modest amount of input and output capacitance.

The LTM8026 utilizes fixed frequency, average current mode control to accurately regulate the inductor current, independently from the output voltage. This is an ideal solution for applications requiring a regulated current source. The control loop will regulate the current in the internal inductor. Once the output has reached the regulation voltage determined by the resistor from the ADJ pin to ground, the inductor current will be reduced by the voltage regulation loop.

The current control loop has two reference inputs, determined by the voltage at the analog control pins, CTL\_I and CTL\_T. CTL\_I is typically used to set the maximum allowable current output of the LTM8026, while CTL\_T is typically used with a NTC thermistor to reduce the output current in response to temperature. The lower of the two analog voltages on CTL\_I and CTL\_T determines the regulated output current. The analog control range of both the CTL\_I and CTL\_T pin is from 0V to 1.5V.

The RUN pin functions as a precision shutdown pin. When the voltage at the RUN pin is lower than 1.55V, switching is terminated. Below the turn-on threshold, the RUN pin sinks  $5.5\mu$ A. This current can be used with a resistor between RUN and V<sub>IN</sub> to the set a hysteresis. During startup, the SS pin is held low until the part is enabled, after which the capacitor at the soft-start pin is charged with an 11µA current source.

The LTM8026 is equipped with a thermal shutdown to protect the device during momentary overload conditions. It is set above the 125°C absolute maximum internal temperature rating to avoid interfering with normal specified operation, so internal device temperatures will exceed the absolute maximum rating when the overtemperature protection is active. So, continuous or repeated activation of the thermal shutdown may impair device reliability. During thermal shutdown, all switching is terminated and the SS pin is driven low.

The switching frequency is determined by a resistor at the RT pin. The LTM8026 may also be synchronized to an external clock through the use of the SYNC pin.

For most applications, the design process is straight forward, summarized as follows:

- 1. Look at Table 1 and find the row that has the desired input range and output voltage.
- 2. Apply the recommended  $C_{\text{IN}},\ C_{\text{OUT}},\ R_{\text{ADJ}}$  and  $R_{\text{T}}$  values.

While these component combinations have been tested for proper operation, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions. Bear in mind that the maximum output current is limited by junction temperature, the relationship between the input and output voltage magnitude and polarity and other factors. Please refer to the

V <sub>IN</sub>	V <sub>OUT</sub>	C <sub>IN</sub>	C <sub>out</sub> ceramic	C <sub>OUT</sub> ELECTROLYTIC	R <sub>ADJ</sub>	foptimal	R <sub>T(OPTIMAL)</sub>	f <sub>MAX</sub>	R <sub>T(MIN)</sub>
6V to 36V	1.2	10µF, 50V, 1210	100µF, 6.3V, 1210	470µF, 6.3V, 9m_, Chemi-Con, APXF6R3ARA471MH80G	Open	200kHz	210k	250kHz	169k
6V to 36V	1.5	10µF, 50V, 1210	100µF, 6.3V, 1210	470µF, 6.3V, 9m_, Chemi-Con, APXF6R3ARA471MH80G	38.3k	300kHz	140k	350kHz	118k
6V to 36V	1.8	10µF, 50V, 1210	100µF, 6.3V, 1210	470µF, 6.3V, 9m_, Chemi-Con, APXF6R3ARA471MH80G	19.6k	350kHz	118k	400kHz	102k
6V to 36V	2.5	10µF, 50V, 1210	100µF, 6.3V, 1210	330μF, 4V, 27mΩ, OS-CON, 4SVPC330M	9.09k	450kHz	90.9k	525kHz	78.7k
6V to 36V	3.3	10µF, 50V, 1210	100µF, 6.3V, 1210	330μF, 4V, 27mΩ, OS-CON, 4SVPC330M	5.62k	550kHz	75.0k	625kHz	64.9k
7V to 36V	5	10µF, 50V, 1210	100µF, 6.3V, 1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	3.09k	600kHz	68.1k	700kHz	57.6k
10V to 36V	8	10µF, 50V, 1210	100µF, 10V, 1210	120µF, 16V, 27m_, OS-CON, 16SVPC120M	1.74k	625kHz	64.9k	750kHz	53.6k
15V to 36V	12	10µF, 50V, 1210	47μF, 16V, 1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	1.10k	650kHz	61.9k	800kHz	49.9k
22V to 36V	18	10µF, 50V, 1210	22µF, 25V, 1210	47μF, 20V, 45mΩ, OS-CON, 20SVPS47M	604	675kHz	59.0k	900kHz	44.2k
28V to 36V	24	4.7µF, 50V, 1210	10µF, 50V, 1206	47μF, 35V, 30mΩ, OS-CON, 35SVPC47M	523	700kHz	57.6k	1MHz	39.2k
9V to 15V	1.2	10µF, 50V, 1210	100µF, 6.3V, 1210	470μF, 6.3V, 9mΩ, Chemi-Con, APXF6R3ARA471MH80G	Open	200kHz	210k	525kHz	78.7k
9V to 15V	1.5	10µF, 50V, 1210	100µF, 6.3V, 1210	470μF, 6.3V, 9mΩ, Chemi-Con, APXF6R3ARA471MH80G	38.3k	300kHz	140k	650kHz	61.9k
9V to 15V	1.8	10µF, 50V, 1210	100µF, 6.3V, 1210	470μF, 6.3V, 9mΩ, Chemi-Con, APXF6R3ARA471MH80G	19.6k	350kHz	118k	800kHz	49.9k
9V to 15V	2.5	10µF, 50V, 1210	100µF, 6.3V, 1210	330μF, 4V, 27mΩ, OS-CON, 4SVPC330M	9.09k	450kHz	90.9k	1MHz	39.2k
9V to 15V	3.3	10µF, 50V, 1210	100µF, 6.3V, 1210	330μF, 4V, 27mΩ, OS-CON, 4SVPC330M	5.62k	550kHz	75.0k	1MHz	39.2k
9V to 15V	5	10µF, 50V, 1210	100µF, 6.3V, 1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	3.09k	600kHz	68.1k	1MHz	39.2k
10V to 15V	8	10µF, 50V, 1210	100µF, 10V, 1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	1.74k	625kHz	64.9k	1MHz	39.2k
18V to 36V	1.2	10µF, 50V, 1210	100µF, 6.3V, 1210	470μF, 6.3V, 9mΩ, Chemi-Con, APXF6R3ARA471MH80G	Open	200kHz	210k	250kHz	169k
18V to 36V	1.5	10μF, 50V, 1210	100µF, 6.3V, 1210	470μF, 6.3V, 9mΩ, Chemi-Con, APXF6R3ARA471MH80G	38.3k	300kHz	140k	350kHz	118k
18V to 36V	1.8	10μF, 50V, 1210	100µF, 6.3V, 1210	470μF, 6.3V, 9mΩ, Chemi-Con, APXF6R3ARA471MH80G	19.6k	350kHz	118k	400kHz	102k
18V to 36V	2.5	10µF, 50V, 1210	100µF, 6.3V, 1210	330μF, 4V, 27mΩ, OS-CON, 4SVPC330M	9.09k	450kHz	90.9k	525kHz	78.7k
18V to 36V	3.3	10µF, 50V, 1210	100µF, 6.3V, 1210	330μF, 4V, 27mΩ, OS-CON, 4SVPC330M	5.62k	550kHz	75.0k	625kHz	64.9k
18V to 36V	5	10µF, 50V, 1210	100µF, 6.3V, 1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	3.09k	600kHz	68.1k	700kHz	57.6k
18V to 36V	8	10µF, 50V, 1210	100µF, 10V, 1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	1.74k	625kHz	64.9k	750kHz	53.6k
18V to 36V	12	10µF, 50V, 1210	47µF, 16V, 1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	1.10k	650kHz	61.9k	800kHz	49.9k
2.7V to 32.5V*	-3.3	10µF, 50V, 1210	100µF, 6.3V, 1210		5.62k	550kHz	75.0k	625kHz	64.9k
2V to 31V*	-5	10µF, 50V, 1210	100µF, 6.3V, 1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	3.09k	600kHz	68.1k	700kHz	57.6k
2V to 28V*	-8	10µF, 50V, 1210	100µF, 10V, 1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	1.74k	625kHz	64.9k	750kHz	53.6k
3V to 24V*	-12	10µF,50V,1210	47µF,16V,1210	120μF, 16V, 27mΩ, OS-CON, 16SVPC120M	1.10k	650kHz	61.9k	800kHz	49.9k
*Running vol	tage. Re	equires at least 6V <sub>II</sub>	N to start. Note: An	input bulk capacitor is required.			1		

# Table 1. Recommended Component Values and Configuration. $(T_A = 25^{\circ}C.$ See Typical Performance Characteristics for Load Conditions)

graphs in the Typical Performance Characteristics section for guidance.

The maximum frequency (and attendant  $R_T$  value) at which the LTM8026 should be allowed to switch is given in Table 1 in the f<sub>MAX</sub> column, while the recommended frequency (and  $R_T$  value) for optimal efficiency over the given input condition is given in the f<sub>OPTIMAL</sub> column. There are additional conditions that must be satisfied if the synchronization function is used. Please refer to the Switching Frequency Synchronization section for details.

#### **Capacitor Selection Considerations**

The  $C_{IN}$  and  $C_{OUT}$  capacitor values in Table 1 are the minimum recommended values for the associated operating conditions. Applying capacitor values below those indicated in Table 1 is not recommended, and may result in undesirable operation. Using larger values is generally acceptable, and can yield improved dynamic response, if necessary. Again, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions.

Ceramic capacitors are small, robust and have very low ESR. However, not all ceramic capacitors are suitable. X5R and X7R types are stable over temperature, applied voltage and give dependable service. Other types, including Y5V and Z5U have very large temperature and voltage coefficients of capacitance. In an application circuit they may have only a small fraction of their nominal capacitance resulting in much higher output voltage ripple than expected.

Many of the output capacitances given in Table 1 specify an electrolytic capacitor. Ceramic capacitors may also be used in the application, but it may be necessary to use more of them. Many high value ceramic capacitors have a large voltage coefficient, so the actual capacitance of the component at the desired operating voltage may be only a fraction of the specified value. Also, the very low ESR of ceramic capacitors may necessitate additional capacitors for acceptable stability margin.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LTM8026. A ceramic input capacitor combined with trace or cable inductance forms a high Q (under damped) tank circuit. If the LTM8026 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided; see the Hot Plugging Safely section.

#### **Programming Switching Frequency**

The LTM8026 has an operational switching frequency range between 100kHz and 1MHz. This frequency is programmed with an external resistor from the RT pin to ground. Do not leave this pin open under any circumstance. See Table 2 for resistor values and the corresponding switching frequencies.

# Table 2. R<sub>T</sub> Resistor Values and Their Resultant Switching Frequencies

SWITCHING FREQUENCY (MHz)	R <sub>T</sub> (kΩ)
1	39.2
0.750	53.6
0.5	82.5
0.3	140
0.2	210
0.1	453

In addition, the Typical Performance Characteristics section contains a graph that shows the switching frequency versus  $R_{\rm T}$  value.

To improve efficiency at light load, the part will enter discontinuous mode.

#### **Switching Frequency Trade-Offs**

It is recommended that the user apply the optimal  $R_T$  value given in Table 1 for the input and output operating condition. System level or other considerations, however, may necessitate another operating frequency. While the LTM8026 is flexible enough to accommodate a wide range of operating frequencies, a haphazardly chosen one may result in undesirable operation under certain operating or fault conditions. A frequency that is too high can reduce efficiency, generate excessive heat or even damage the LTM8026 in some fault conditions. A frequency that is too low can result in a final design that has too much output ripple or too large of an output capacitor.

#### Switching Frequency Synchronization

The nominal switching frequency of the LTM8026 is determined by the resistor from the RT pin to GND and  $_{\rm 8026fd}$ 

may be set from 100kHz to 1MHz. The internal oscillator may also be synchronized to an external clock through the SYNC pin. The external clock applied to the SYNC pin must have a logic low below 0.6V and a logic high greater than 1.2V. The input frequency must be 20% higher than the frequency determined by the resistor at the RT pin. In general, the duty cycle of the input signal should be greater than 10% and less than 90%. Input signals outside of these specified parameters may cause erratic switching behavior and subharmonic oscillations. The SYNC pin must be tied to GND if the synchronization to an external clock is not required. When SYNC is grounded, the switching frequency is determined by the resistor at the RT pin. At light loads, the LTM8026 will enter discontinuous operation to improve efficiency even while a valid clock signal is applied to the SYNC pin.

#### Soft-Start

The soft-start function controls the slew rate of the power supply output voltage during start-up. A controlled output voltage ramp minimizes output voltage overshoot, reduces inrush current from the  $V_{IN}$  supply, and facilitates supply sequencing. A capacitor connected from the SS pin to GND programs the slew rate. The capacitor is charged from an internal 11µA current source to produce a ramped output voltage.

#### Maximum Output Current Adjust

To adjust the regulated load current, an analog voltage is applied to the CTL\_I pin or CTL\_T pins. Varying the voltage between 0V and 1.5V adjusts the maximum current between the minimum and the maximum current, 5.6A typical. Graphs of the output current vs CTL\_I and CTL\_T voltages are given in the Typical Performance Characteristics section. The LTM8026 provides a 2V reference voltage for conveniently applying resistive dividers to set the current limit. The current limit can be set as shown in Figure 1 with the following equation:

$$I_{MAX} = \frac{7.467 \bullet R2}{R1 + R2} \text{ Amps}$$

#### Load Current Derating Using the CTL\_T Pin

In high current applications, derating the maximum current based on operating temperature may prevent damage to the load. In addition, many applications have thermal limitations that will require the regulated current to be reduced based on the load and/or board temperature. To achieve this, the LTM8026 uses the CTL T pin to reduce the effective regulated current in the load. While CTL I programs the regulated current in the load, CTL T can be configured to reduce this regulated current based on the analog voltage at the CTL T pin. The load/board temperature derating is programmed using a resistor divider with a temperature dependant resistance (Figure 2). When the board/load temperature rises, the CTL\_T voltage will decrease. To reduce the regulated current, the CTL T voltage must be lower than the voltage at the CTL I pin. CTL T may be higher than CTL I, but then it will have no effect.

#### Voltage Regulation and Output Overvoltage Protection

The LTM8026 uses the ADJ pin to regulate the output voltage and to provide a high speed overvoltage lockout to avoid high voltage conditions. If the output voltage exceeds 125% of the regulated voltage level (1.5V at the ADJ pin), the LTM8026 terminates switching and shuts






Figure 1. Setting the Output Current Limit,  $I_{\text{MAX}}$ 





down switching for  $13\mu$ s. The regulated output voltage must be greater than 1.21V and is set by the equation:

$$R_{ADJ} = \frac{11.9}{V_{OUT} - 1.19} \text{ k}\Omega$$

where  $\mathsf{R}_{\mathsf{ADJ}}$  is shown in Figure 3.




Figure 3. Voltage Regulation and Overvoltage Protection Feedback Connections

### Thermal Shutdown

If the part is too hot, the LTM8026 engages its thermal shutdown, terminates switching and discharges the softstart capacitor. When the part has cooled, the part automatically restarts. This thermal shutdown is set to engage at temperatures above the 125°C absolute maximum internal operating rating to ensure that it does not interfere with functionality in the specified operating range. This means that internal temperatures will exceed the 125°C absolute maximum rating when the overtemperature protection is active, possibly impairing the device's reliability.

### Shutdown and UVLO

The LTM8026 has an internal UVLO that terminates switching, resets all logic, and discharges the soft-start capacitor when the input voltage is below 6V. The LTM8026 also has a precision RUN function that enables switching when the voltage at the RUN pin rises to 1.68V and shuts down the LTM8026 when the RUN pin voltage falls to 1.55V. There is also an internal current source that provides  $5.5\mu$ A of pull-down current to program additional UVLO hysteresis. For RUN rising, the current source is sinking  $5.5\mu$ A until RUN = 1.68V, after which it turns off. For RUN falling, the current source is off until the RUN = 1.55V, after which it sinks  $5.5\mu$ A. The following equations determine the voltage divider resistors for programming the falling UVLO voltage and rising enable voltage ( $V_{ENA}$ ) as configured in Figure 4.

$$R1 = \frac{1.55 \cdot R2}{UVL0 - 1.55}$$
$$R2 = \frac{V_{ENA} - 1.084 \cdot UVL0}{5.5\mu A}$$

The RUN pin has an absolute maximum voltage of 6V. To accommodate the largest range of applications, there is an internal Zener diode that clamps this pin, so that it can be pulled up to a voltage higher than 6V through a resistor that limits the current to less than  $100\mu$ A. For applications where the supply range is greater than 4:1, size R2 greater than 375k.




Figure 4. UVLO Configuration

### Load Sharing

Two or more LTM8026s may be paralleled to produce higher currents. To do this, simply tie  $V_{OUT}$ , SS, RUN and ADJ together. The value of the ADJ resistor is given by the equation:

$$\mathsf{R}_{\mathsf{ADJ}} = \frac{11.9}{\mathsf{n}(\mathsf{V}_{\mathsf{OUT}} - 1.19)} \ \mathsf{k}\Omega$$

where n is the number of LTM8026s in parallel. Given the LTM8026's accurate current limit and CVCC operation, each paralleled unit will contribute a portion of the output current, up to the amount determined by the CTL\_I and CTL\_T pins. An example of this is given in the Typical Applications section.

Two or more LTM8026s can share load current equally by using a simple op amp circuit to simultaneously modulate the CTL\_I pins. Tie SS, RUN, and  $V_{OUT}$  and CTL\_I of all of the paralleled LTM8026s together. An example of two


LTM8026s equally sharing output current is shown in the Typical Applications section. The modulation of the CTL\_I inputs is performed at a high bandwidth, so use an op amp with a gain bandwidth product greater than 1MHz. The example circuit in the Typical Applications section uses the LTC6255, which has a minimum gain bandwidth product of 2MHz.

The LTM8026's CVCC operation provides the ability to power share the load among several input voltage sources. An example of this is shown in the Typical Applications section; please refer to the schematic while reading this discussion. Suppose the application powers 2.5V at 8A and the system under consideration has regulated 24V and 12V input rails available. The power budget for the power rails says that each can allocate only 750mA to produce 2.5V. From the Input Current vs Output Current graph in the Typical Performance Characteristics section for 2.5V<sub>OUT</sub>, 750mA from the 24V rail can support more than 5A output current, so apply a 66.5k/140k from V<sub>REF</sub> to the CTL\_I pin of the LTM8026 powered from 24V<sub>IN</sub> to set the output current to 5A. These resistor values were derived as follows:

- 1. The typical output current limit is 5.6A for CTL\_I = 1.5V and above.
- 2. To get 5A, make the voltage on  $CTL_I = 1.5V \cdot 5A/5.6A = 1.34V$ .
- 3. The V<sub>REF</sub> node is a regulated 2V, so applying the 66.5k/140k network yields  $2V \cdot 140k/(66.5k + 140k) = 1.35V$

The LTM8026 powered from  $12V_{IN}$  needs to supply the rest of the load current, or 3A. Again referring to the Input Current vs Output Current graph in the Typical Performance Characteristics section for  $2.5V_{OUT}$ , 750mA will support more than 3A when operated from  $12V_{IN}$ . Using a method similar to the above, apply a resistor network of 132k/78.7k to the CTL\_I pin:

- 1. To get 2.5A, make the voltage on  $CTL_I = 1.5V \cdot 3A/5.6A = 0.8V$
- 2. Applying a 132k/88.7k network to V<sub>REF</sub> and CTL\_I yields  $2V \cdot 88.7k/(88.7k + 132k) = 0.8V$



# Figure 5. Layout Showing Suggested External Components, GND Plane and Thermal Vias.

As seen in the graph accompanying the schematic in the Typical Applications section, the input currents to each LTM8026 stays below 750mA for all loads below 8A.

### **PCB** Layout

Most of the headaches associated with PCB layout have been alleviated or even eliminated by the high level of integration of the LTM8026. The LTM8026 is nevertheless a switching power supply, and care must be taken to minimize EMI and ensure proper operation. Even with the high level of integration, you may fail to achieve specified operation with a haphazard or poor layout. See Figure 5 for a suggested layout. Ensure that the grounding and heat sinking are acceptable.

A few rules to keep in mind are:

- 1. Place the  $R_{ADJ}$  and  $R_{T}$  resistors as close as possible to their respective pins.
- 2. Place the  $C_{\rm IN}$  capacitor as close as possible to the  $V_{\rm IN}$  and GND connection of the LTM8026.

8026fd

- 3. Place the  $C_{OUT}$  capacitor as close as possible to the  $V_{OUT}$  and GND connection of the LTM8026.
- 4. Place the  $\rm C_{\rm IN}$  and  $\rm C_{\rm OUT}$  capacitors such that their ground current flow directly adjacent or underneath the LTM8026.
- 5. Connect all of the GND connections to as large a copper pour or plane area as possible on the top layer. Avoid breaking the ground connection between the external components and the LTM8026.
- 6. Use vias to connect the GND copper area to the board's internal ground planes. Liberally distribute these GND vias to provide both a good ground connection and thermal path to the internal planes of the printed circuit board. Pay attention to the location and density of the thermal vias in Figure 5. The LTM8026 can benefit from the heat sinking afforded by vias that connect to internal GND planes at these locations, due to their proximity to internal power handling components. The optimum number of thermal vias depends upon the printed circuit board design. For example, a board might use very small via holes. It should employ more thermal vias than a board that uses larger holes.

### Hot Plugging Safely

The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitor of LTM8026. However, these capacitors can cause problems if the LTM8026 is plugged into a live input supply (see Application Note 88 for a complete discussion). The low loss ceramic capacitor combined with stray inductance in series with the power source forms an underdamped tank circuit, and the voltage at the  $V_{IN}$  pin of the LTM8026 can ring to more than twice the nominal input voltage, possibly exceeding the LTM8026's rating and damaging the part. If the input supply is poorly controlled or the user will be plugging the LTM8026 into an energized supply, the input network should be designed to prevent this overshoot. This can be accomplished by installing a small resistor in series to V<sub>IN</sub>, but the most popular method of controlling input voltage overshoot is to add an electrolytic bulk capacitor to the V<sub>IN</sub> net. This capacitor's relatively high equivalent series resistance damps the circuit and eliminates the voltage overshoot. The extra capacitor improves low frequency ripple filtering and can slightly improve the efficiency of the circuit, though it is physically large.

### **Thermal Considerations**

The LTM8026 output current may need to be derated if it is required to operate in a high ambient temperature. The amount of current derating is dependent upon the input voltage, output power and ambient temperature. The temperature rise curves given in the Typical Performance Characteristics section can be used as a guide. These curves were generated by the LTM8026 mounted to a 58cm<sup>2</sup> 4-layer FR4 printed circuit board. Boards of other sizes and layer count can exhibit different thermal behavior, so it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental operating conditions.

For increased accuracy and fidelity to the actual application, many designers use finite element analysis (FEA) to predict thermal performance. To that end, Page 2 of the data sheet typically gives four thermal coefficients:

 $\theta_{\text{JA}}$  – Thermal resistance from junction to ambient

- $\theta_{\text{JCbottom}}$  Thermal resistance from junction to the bottom of the product case
- $\theta_{JCtop}$  Thermal resistance from junction to top of the product case
- $\theta_{JB}$  Thermal resistance from junction to the printed circuit board.

While the meaning of each of these coefficients may seem to be intuitive, JEDEC has defined each to avoid confusion and inconsistency. These definitions are given in JESD 51-12, and are quoted or paraphrased below:

 $\theta_{JA}$  is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

 $\theta_{JCbottom}$  is the junction-to-board thermal resistance with all of the component power dissipation flowing through the bottom of the package. In the typical µModule regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don't generally match the user's application.


 $\theta_{JCtop}$  is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical µModule regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta_{JCbottom}$ , this value may be useful for comparing packages but the test conditions don't generally match the user's application.

 $\theta_{JB}$  is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the  $\mu$ Module regulator and into the board, and is really the sum of the  $\theta_{JCbottom}$  and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a 2-sided, 2-layer board. This board is described in JESD 51-9. Given these definitions, it should now be apparent that none of these thermal coefficients reflects an actual physical operating condition of a  $\mu$ Module regulator. Thus, none of them can be individually used to accurately predict the thermal performance of the product. Likewise, it would be inappropriate to attempt to use any one coefficient to correlate to the junction temperature vs load graphs given in the product's data sheet. The only appropriate way to use the coefficients is when running a detailed thermal analysis, such as FEA, which considers all of the thermal resistances simultaneously.

A graphical representation of these thermal resistances is given in Figure 6.


The blue resistances are contained within the  $\mu$ Module device, and the green are outside.

The die temperature of the LTM8026 must be lower than the maximum rating of 125°C, so care should be taken in the layout of the circuit to ensure good heat sinking of the LTM8026. The bulk of the heat flow out of the LTM8026 is through the bottom of the module and the pads into the printed circuit board. Consequently a poor printed circuit board design can cause excessive heating, resulting in impaired performance or reliability. Please refer to the PCB Layout section for printed circuit board design suggestions.






8026fd





 $36V_{IN}$ ,  $3.3V_{OUT}$  Step-Down CVCC Converter















 $31V_{IN},\,-5V_{OUT}$  Negative CVCC Converter








Two LTM8026s Operating in Parallel to Produce  $2.5V_{OUT}$  at 10A, Equally Sharing Current



Two LTM8026s Running from 12V and 24V. At Max Load, Each LTM8026 Draws Less Than 750mA from Their Respective Input Sources

Input Current vs Output Current






# PACKAGE DESCRIPTION

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
A1	V <sub>OUT</sub>	B1	V <sub>OUT</sub>	C1	V <sub>OUT</sub>	D1	V <sub>OUT</sub>	E1	GND	F1	GND
A2	V <sub>OUT</sub>	B2	V <sub>OUT</sub>	C2	V <sub>OUT</sub>	D2	V <sub>OUT</sub>	E2	GND	F2	GND
A3	V <sub>OUT</sub>	B3	V <sub>OUT</sub>	C3	V <sub>OUT</sub>	D3	V <sub>OUT</sub>	E3	GND	F3	GND
A4	V <sub>OUT</sub>	B4	V <sub>OUT</sub>	C4	V <sub>OUT</sub>	D4	V <sub>OUT</sub>	E4	GND	F4	GND
A5	GND	B5	GND	C5	GND	D5	GND	E5	GND	F5	GND
A6	GND	B6	GND	C6	GND	D6	GND	E6	GND	F6	GND
A7	GND	B7	GND	C7	GND	D7	GND	E7	GND	F7	GND
A8	GND	B8	GND	C8	GND	D8	CTL_T	E8	CTL_I	F8	V <sub>REF</sub>

# Table 3. Pin Assignment Table (Arranged by Pin Number)


PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
G1	GND			J1	V <sub>IN</sub>	K1	V <sub>IN</sub>	L1	V <sub>IN</sub>
G2	GND			J2	V <sub>IN</sub>	K2	V <sub>IN</sub>	L2	V <sub>IN</sub>
G3	GND			J3	V <sub>IN</sub>	K3	V <sub>IN</sub>	L3	V <sub>IN</sub>
G4	GND								
G5	GND	H5	GND	J5	GND	K5	GND	L5	GND
G6	GND	H6	GND	J6	GND	K6	GND	L6	RUN
G7	GND	H7	GND	J7	GND	K7	GND	L7	SYNC
G8	RT	H8	COMP	J8	SS	K8	ADJ	L8	GND

# PACKAGE PHOTO



### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTM8026#packaging for the most recent package drawings.




25

LGA Package

### PACKAGE DESCRIPTION


Please refer to http://www.linear.com/product/LTM8026#packaging for the most recent package drawings.



# **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
А	8/12	Added MP-Grade	2-3
В	5/13	Update maximum solder temperature	2
		Update Package Description drawing	24
С	07/15	Added BGA Package	1, 2, 26
D	06/17	Corrected Device Part Marking of LTM8026MPV#PBF	2

 $36V_{IN}$ ,  $3.3V_{OUT}$  Step-Down Converter with 4.75A Accurate Current Limit



## **DESIGN RESOURCES**

SUBJECT	DESCRIPTION				
µModule Design and Manufacturing Resources	Design: • Selector Guides • Demo Boards and Gerber Files • Free Simulation ToolsManufacturing: • Quick Start Guide • PCB Design, Assembly and Manufacturing Guidelines • Package and Board Level Reliability				
µModule Regulator Products Search	<ol> <li>Sort table of products by parameters and download the result as a spread sheet.</li> <li>Search using the Quick Power Search parametric table.         <ul> <li>Quick Power Search</li> <li>Input V<sub>in</sub> (Min)</li> <li>V V<sub>in</sub> (Max)</li> <li>V</li> <li>Output V<sub>out</sub></li> <li>V I<sub>out</sub></li> <li>A</li> <li>Search</li> </ul> </li> </ol>				
TechClip Videos	Quick videos detailing how to bench test electrical and thermal performance of µModule products.				
Digital Power System Management	Linear Technology's family of digital power supply management ICs are highly integrated solutions that offer essential functions, including power supply monitoring, supervision, margining and sequencing, and feature EEPROM for storing user configurations and fault logging.				

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTM8062	32V <sub>IN</sub> , 2A μModule Battery Charger with Maximum Peak Power Tracking (MPPT)	Adjustable V <sub>BATT</sub> up to 14.4V, C/10 or Timer Termination, 9mm × 15mm × 4.32mm LGA Package
LTM8027	60V <sub>IN</sub> , 4A DC/DC Step-Down µModule Regulator	$4.5V \le V_{IN} \le 60V$ , $2.5V \le V_{OUT} \le 24V$ , $15mm \times 15mm \times 4.32mm$ LGA Package
LTM8052	$36V_{IN},\pm 5A~\mu Module$ Regulator with Adjustable Accurate Current Limit	$6V \le V_{IN} \le 36V, 1.2V \le V_{OUT} \le 24V, -5V \le I_{OUT} \le 5A$ , Synchronizable, Pin Compatible with LTM8026, 11.25mm $\times$ 15mm $\times$ 2.82mm LGA Package
LTM4618	26V <sub>IN</sub> , 6A Step-Down µModule Regulator	$4.5V \le V_{IN} \le 26.5V,~0.8V \le V_{OUT} \le 5V,~Synchronizable,~V_{OUT}$ Tracking, 9mm $\times$ 15mm $\times$ 4.3mm LGA Package
LTM4612	5A EN55022 Class B DC/DC Step-Down µModule Regulator	$5V \le V_{IN} \le 36V, \ 3.3V \le V_{OUT} \le 15V, \ PLL \ Input, \ V_{OUT}$ Tracking and Margining, $15mm \times 15mm \times 2.8mm$ LGA Package
LTC2978	Octal Digital Power Supply Manager with EEPROM	I <sup>2</sup> C/PMBus Interface, Configuration EEPROM, Fault Logging, 16-Bit ADC with ±0.25% TUE, 3.3V to 15V Operation
LTC2974	Quad Digital Power Supply Manager with EEPROM	I <sup>2</sup> C/PMBus Interface, Configuration EEPROM, Fault Logging, Per Channel Voltage, Current and Temperature Measurements
	•	8026fd





LT 0617 REV D • PRINTED IN USA WWW.linear.com/LTM8026