



PIN CONFIGURATIONS

48-Pin mini BGA (6mm x 8mm)





PIN DESCRIPTIONS

A0-A16	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1#, CS2	Chip Enable Input (2 CS)
CS#	Chip Enable Input (1 CS)
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (I/O0-I/O7)
UB#	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vdd	Power
GND	Ground

44-Pin mini TSOP (Type II)

A4 🗖 1	44 5
A3 2	43 🗖 A6
A2 3	42 A7
A1 4	41 OE#
A0 5	40 UB#
cs#	39 LB#
1/00 7	38 1/015
1/01 🗍 8	37 1/014
1/O2 g	36 1/013
1/03 10	35 1/012
	34 GND
	33 VDD
1/04 13	32 1/011
1/05 14	31 1/010
1/06 14	30 1/09
1/07 16	29 1/08
WE# 17	28 NC
A16 18	27 A8
A15 19	26 A9
A14 20	25 A10
A13 21	24 A11
A12 22	23 NC
7	



FUNCTION DESCRIPTION

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different modes supported. Each function is described below with Truth Table. Below description is based on the device with 2 CS pins.

STANDBY MODE

Device enters standby mode when deselected (CS1# HIGH or CS2 LOW or both UB# and LB# are HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1 or ISB2. CMOS input in this mode will maximize saving power.

WRITE MODE

Write operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input LOW. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

READ MODE

Read operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

Mode	CS1#	CS2	WE#	OE#	LB#	UB#	I/O0-I/O7	I/O8-I/O15	VDD Current
	Н	Х	Х	Х	Х	Х	High-Z	High-Z	
Not Selected	Х	L	Х	Х	Х	Х	High-Z	High-Z	ISB2
	Х	Х	Х	Х	Н	Н	High-Z	High-Z	
Output Disabled	L	Н	Н	Н	L	Х	High-Z	High-Z	ICC
Output Disabled	L	Н	Н	Н	Х	L	High-Z	High-Z	100
	L	Н	Н	L	L	Н	DOUT	High-Z	
Read	L	Н	Н	L	Н	L	High-Z	DOUT	ICC
	L	Н	Н	L	L	L	DOUT	DOUT	
	L	Н	L	Х	L	Н	DIN	High-Z	
Write	L	Н	L	Х	Н	L	High-Z	DIN	ICC
	L	Н	L	Х	L	L	DIN	DIN]

TRUTH TABLE

Note:

1. Truth table for the device with 1 CS pin is the same with the above table without CS2 column.



ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	-0.2 to +3.9 (V _{DD} +0.3V)	V
tBIAS	Temperature Under Bias	-55 to +125	°C
V _{DD}	V _{DD} Related to GND	-0.2 to +3.9 (V _{DD} +0.3V)	V
tStg	Storage Temperature	-65 to +150	°C
IOUT ⁽²⁾	DC Output Current (LOW)	20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. This condition is not per pin. Total current of all pins must meet this value.

OPERATING RANGE⁽¹⁾

Range	Ambient Temperature	Device Marking	Vdd
Commercial	0°C to +70°C	IS62WV12816FALL	1.65V-2.2V
Industrial	-40°C to +85°C	IS62WV12816FALL	1.65V-2.2V
Commercial	0°C to +70°C	IS62WV12816FBLL	2.2V-3.6V
Industrial	-40°C to +85°C	IS62WV12816FBLL	2.2V-3.6V
Automotive	-40°C to +125°C	IS65WV12816FBLL	2.2V-3.6V

Note:

1. Full device AC operation assumes a 100 μ s ramp time from 0 to V_{DD} (min) and 200 μ s wait time after V_{DD} stabilization.

PIN CAPACITANCE ⁽¹⁾

Parameter	Symbol	Test Condition	Max	Units
Input capacitance	CIN		10	pF
DQ capacitance (IO0–IO15)	CI/O	$T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = V_{DD}(typ)$	10	pF

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

THERMAL CHARACTERISTICS (1)

Symbol	Rating	Units
R _{θJA}	TBD	°C/W
Rejb	TBD	°C/W
R _{θJC}	TBD	°C/W
	Reja Rejb	Reja TBD RejB TBD

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.



ELECTRICAL CHARACTERISTICS

IS62WV12816FALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

VDD=1.65V~2.2V

Symbol	Parameter	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	1.4	—	V
Vol	Output LOW Voltage	I _{OL} = 0.1 mA	—	0.2	V
VIH ⁽¹⁾	Input HIGH Voltage		1.4	V _{DD} + 0.2	V
V _{IL} ⁽¹⁾	Input LOW Voltage		-0.2	0.4	V
ILI	Input Leakage	GND < V _{IN} < V _{DD}	-1	1	μA
ILO	Output Leakage	GND < V _{IN} < V _{DD} , Output Disabled	-1	1	μA

Notes:

1. VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.

IS62 (5) WV12816FBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

VDD=2.2V~3.6V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	2.2 ≤ V _{DD} < 2.7, I _{OH} = -0.1 mA	2.0	_	V
		2.7 ≤ V _{DD} ≤ 3.6, I _{OH} = -1.0 mA	2.4	_	V
V _{OL}	Output LOW Voltage	$2.2 \le V_{DD} < 2.7, I_{OL} = 0.1 \text{ mA}$	—	0.4	V
		$2.7 \le V_{DD} \le 3.6$, $I_{OL} = 2.1 \text{ mA}$	—	0.4	V
VIH ⁽¹⁾	Input HIGH Voltage	$2.2 \le V_{DD} < 2.7$	1.8	V _{DD} + 0.3	V
		$2.7 \leq V_{DD} \leq 3.6$	2.2	V _{DD} + 0.3	V
VIL ⁽¹⁾	Input LOW Voltage	$2.2 \le V_{DD} < 2.7$	-0.3	0.6	V
		$2.7 \leq V_{DD} \leq 3.6$	-0.3	0.8	V
ILI	Input Leakage	$GND < V_{IN} < V_{DD}$	–1	1	μA
ILO	Output Leakage	GND < VIN < VDD, Output Disabled	-1	1	μA

Notes:

1. VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.



IS62WV12816FALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER

(Over the Operating Range)

Symbol	Parameter	Test Conditions ⁽²⁾	Grade		Typ ⁽¹⁾	Мах	Unit
ICC VDD Dynamic Operating Supply Current		V _{DD} = V _{DD} (max), I _{OUT} = 0mA, f = f _{max}	Co	Com.		26	mA
		CS1# = VIL, CS2 = VIH		nd.	-	26	
1001	VDD Static Operating $V_{DD} = V_{DD}(max), I_{OUT} = 0mA, f = 0$		Co	om.		5	~^^
	Supply Current	$CS1\# = V_{IL}, CS2 = V_{IH}$	Ind.		-	5	mA
		$V_{DD} = V_{DD}(max), f = 0$ CS1# $\geq V_{DD} - 0.2V$ or CS2 $\leq 0.2V$ or LB# and UB# $\geq V_{DD} - 0.2V$,	Com.	25°C	3.0	-	
ISB2	CMOS Standby Current			45°C	3.5	-	
1902	(CMOS Inputs)			70°C	4.0	5	μA
		VIN ≤ 0.2V or VIN ≥ V_{DD} - 0.2V	Ind.	85°C	4.1	6	

Notes:

1. Typical values are measured at VDD = 1.8V, and not 100% tested.

2. Test conditions are based on 2 CS option.

IS62 (65) WV12816FBLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER

(Over the Operating Range)

Symbol	Parameter	Test Conditions ⁽²⁾	Grade		Typ ⁽¹⁾	Max	Unit
			Co	om.		26	
ICC	V _{DD} Dynamic Operating Supply Current	$V_{DD} = V_{DD}(max)$, $I_{OUT} = 0mA$, $f = f_{max}$ CS1# = V _{IL} , CS2 = V _{IH}	Ir	ıd.	-	26	mA
			Αι	ito.		26	
ICC1 V _{DD} Static Operating Supply Current			Com.			5	
		$V_{DD} = V_{DD}(max)$, $I_{OUT} = 0mA$, $f = 0$ CS1# = V _{IL} , CS2 = V _{IH}	Ind.		-	5	mA
			Auto.			5	
		$V_{DD} = V_{DD}(max), f = 0$, CS1# $\geq V_{DD} - 0.2V$ or		25°C	3.0	-	
			Com.	45°C	3.5	-	1
ISB2	CMOS Standby Current (CMOS Inputs)	$CS2 \le 0.2V$ or LB# and UB# $\ge V_{DD}$ -0.2V,		70°C	4.0	5	μA
		$VIN \le 0.2V$ or $VIN \ge V_{DD} - 0.2V$	Ind.	85°C	4.1	6	
			Auto.	125°C	9.0	18	

Notes:

1. Typical values are measured at VDD = 3.0V, and not 100% tested.

2. Test conditions are based on 2 CS option.



AC CHARACTERISTICS ⁽⁶⁾ (OVER OPERATING RANGE)

READ CYCLE AC CHARACTERISTICS

Parameter	Symbol	45	ins	55	ins	unit	notos
Parameter	Symbol	Min	Max	Min	Max	unit	notes
Read Cycle Time	tRC	45	-	55	-	ns	1,5
Address Access Time	tAA	-	45	-	55	ns	1
Output Hold Time	tOHA	10	-	10	-	ns	1
CS1#, CS2 Access Time	tACS1/tACS2	-	45	-	55	ns	1
OE# Access Time	tDOE	-	20	-	25	ns	1
OE# to High-Z Output	tHZOE	-	18	-	20	ns	2
OE# to Low-Z Output	tLZOE	5	-	5	-	ns	2
CS1#, CS2 to High-Z Output	tHZCS/tHZCS2	-	18	-	18	ns	2
CS1#, CS2 to Low-Z Output	tLZCS/tLZCS2	10	-	10	-	ns	2
UB#, LB# Access Time	tBA	45		55		ns	1,7
UB#, LB# to High-Z Output	tHZB	-	18	-	20	ns	2
UB#, LB# to Low-Z Output	tLZB	10	-	10	-	ns	2

WRITE CYCLE AC CHARACTERISTICS

Demonster	Symbol	45ns		55ns			
Parameter		Min	Max	Min	Max	unit	notes
Write Cycle Time	tWC	45	-	55	-	ns	1,3,5
CS1#, CS2 to Write End	tSCS1/tSCS2	35	-	40	-	ns	1,3
Address Setup Time to Write End	tAW	35	-	40	-	ns	1,3
Address Hold from Write End	tHA	0	-	0	-	ns	1,3
Address Setup Time	tSA	0	-	0	-	ns	1,3
UB#,LB# to Write End	tPWB	35	-	40	-	ns	1,3
WE# Pulse Width	tPWE	35	-	40	-	ns	1,3,4
Data Setup to Write End	tSD	25	-	25	-	ns	1,3
Data Hold from Write End	tHD	0	-	0	-	ns	1,3
WE# LOW to High-Z Output	tHZWE	-	18	-	20	ns	2,3
WE# HIGH to Low-Z Output	tLZWE	10	-	10	-	ns	2,3

Notes:

1. Tested with the load in Figure 1.

Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are 2. measured when the output enters a high impedance state. Not 100% tested.

The internal write time is defined by the overlap of CS1# = LOW, CS2=HIGH, UB# or LB# = LOW, and WE# = LOW. All four conditions must be 3. in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

 tPWE > tHZWE + tSD when OE# is LOW.
Address inputs must meet V_{IH} and V_{IL} SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.


6. Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.



AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Unit (1.65V~2.2V)	Unit (2.2V~3.6V)
Input Pulse Level	0V to V _{DD}	0V to V _{DD}
Input Rise and Fall Time	1V/ns	1V/ns
Output Timing Reference Level	0.9V	1/2 V _{DD}
R1	13500	1005
R2	10800	820
V _{TM}	1.8V	Vdd
Output Load Conditions	Refer to Figure 1 and 2	


OUTPUT LOAD CONDITIONS FIGURES





TIMING DIAGRAM


READ CYCLE NO. 1⁽¹⁾ (ADDRESS CONTROLLED, CS1# = OE# = UB# = LB# = LOW, CS2 = WE# = HIGH)



Note.

1. The device is continuously selected.






Note:

1. Address is valid prior to or coincident with CS1# LOW or CS2 HIGH transition.

IS62/65WV12816FALL IS62/65WV12816FBLL




WRITE CYCLE NO.1 ^(1, 2) (CS1#, CS2 Controlled, OE# = HIGH or LOW)



Notes:

- 1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.


WRITE CYCLE NO. 2 ^(1, 2) (WE# CONTROLLED: OE# IS HIGH DURING WRITE CYCLE)



Notes:

1. tHZOE is the time DOUT goes to High-Z after OE# goes high.

2. During this period the I/Os are in output state. Do not apply input signals.



WRITE CYCLE NO. 3⁽¹⁾ (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)


Note:

1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.

IS62/65WV12816FALL IS62/65WV12816FBLL



WRITE CYCLE NO. 4 ^(1, 2, 3) (UB# & LB# Controlled, OE# = LOW)



Notes:

- If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the 1. previous READ operation will drive IO BUS.
- 2.
- Due to the restriction of note1, OE# is recommended to be HIGH during write period. WE# stays LOW in this example. If WE# toggles, tPWE and tHZWE must be considered. 3.



DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Condition ⁽³⁾		Min.	Тур. ⁽¹⁾	Max.	Unit
Vdr	V _{DD} for Data Retention	See Data Retention Waveform		1.5	-	-	V
I _{DR} Data Retention Current	$V_{DD} = V_{DR}(min),$ CS1# $\geq V_{DD} - 0.2V$	25°C	-	3.0	5		
	Data Retention Current	or CS2 \leq 0.2V or LB# and UB# \geq V _{DD} -0.2V, VIN \leq 0.2V or VIN \geq V _{DD} - 0.2V	85°C	-	-	6	uA
			125°C	-	-	18	
t _{SDR} ⁽²⁾	Data Retention Setup Time	See Data Retention Waveform	-	0	-	-	ns
t _{RDR}	Recovery Time	See Data Retention Waveform	-	tRC	-	-	ns


Notes:

1.


Typical values are measured at 25°C, $V_{DD} = V_{DR}$ (min.), and not 100% tested. VDD power down slope must be longer than 100 us/volt when enter into Data Retention Mode. Test conditions are based on 2 CS option. 2.

3.

DATA RETENTION WAVEFORM (CS1# CONTROLLED)




DATA RETENTION WAVEFORM (CS2 CONTROLLED)





DATA RETENTION WAVEFORM (UB# AND LB# CONTROLLED)



Notes:

1. CS2 must satisfy either CS2 \geq VDD -0.2V or CS2 \leq 0.2V

2. CS1# must satisfy either CS1# \geq VDD - 0.2V or CS1# \leq 0.2V



ORDERING INFORMATION

IS62WV12816FALL (1.65V - 2.2V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV12816FALL-55TLI	TSOP (Type II), Lead-free
55	IS62WV12816FALL-55BLI	mini BGA (6mm x 8mm), Lead-free

IS62WV12816FBLL (2.2V - 3.6V)


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV12816FBLL-45TLI	TSOP (Type II), Lead-free
45	IS62WV12816FBLL-45BI	mini BGA (6mm x 8mm)
45	IS62WV12816FBLL-45BLI	mini BGA (6mm x 8mm), Lead-free
45	IS62WV12816FBLL-45B2I	mini BGA (6mm x 8mm), 2 CS Option
45	IS62WV12816FBLL-45B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV12816EBLL-55CTLA3	TSOP (Type II), Lead-free, Copper Leadframe
55	IS65WV12816EBLL-55BLA3	mini BGA (6mm x 8mm), Lead-free

IS62/65WV12816FALL IS62/65WV12816FBLL PACKAGE INFORMATION



IS62/65WV12816FALL IS62/65WV12816FBLL



