Ordering Information

Part Number	Package Option	Packing		
HV9985K6-G*	40-Lead QFN (6x6)	490/Tray		
HV9985K6-G M935*	40-Lead QFN (6x6)	2000/Reel		
HV9985QP-G*	44-Lead QSOP	1000/Reel		

⁻G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings

	J -
Parameter	Value
VIN to GND	-0.3V to +45V
VDD to GND, VDD 1-3 to GND	-0.3V to +6.0V
All other pins to GND	-0.3V to (V _{DD} + 0.3V)
Junction temperature	-40°C to +125°C
Storage ambient temperature range	-65°C to +150°C
Continuous power dissipation $(T_A = +2)$	5°C) 4000mW


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Resistance


Package	$ heta_{ja}$
40-Lead QFN	24°C/W
44-Lead QSOP	50°C/W

 $\theta_{\rm ja}$ for QFN package is based on a 4 layer PCB as per JESD51-9 $\theta_{\rm ja}$ for QSOP package is based on a 4 layer PCB as per JESD51-7

Pin Configuration



40-Lead QFN (top view)



44-Lead QSOP (top view)

Product Marking

HV9985 LLLLLL YYWW AAACCC

L = Lot Number
YY = Year Sealed
WW = Week Sealed
A = Assembler ID
C = Country of Origin
___ = "Green" Packaging

Package may or may not include the following marks: Si or

40-Lead QFN



Package may or may not include the following marks: Si or

44-Lead QSOP

^{*} Product is not recommended for new designs. Contact factory for availability.

Electrical Characteristics (The * denotes the specifications which apply over the full operating ambient temperature range $0^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$, otherwise the specifications are at $T_A = 25^{\circ}\text{C}$. $V_{IN} = 24\text{V}$, $V_{DD1} = V_{DD2} = V_{DD3} = V_{DD}$ unless otherwise noted.)

Sym	Parameter		Min	Тур	Max	Units	Conditions
Input							
V _{INDC}	Input DC supply voltage	*	10	-	40	V	DC input voltage
I _{INSD}	Shut-down mode supply current	*	-	-	200	μA	EN ≤ 0.8V
I _{IN}	Supply current	-	-	-	1.5	mA	EN ≥ 2.0V; PWMD1 = PWMD2 = PWMD3 = GND
Internal R	egulator						
V_{DD}	Internally regulated voltage	*	4.75	5.00	5.25	V	$V_{IN} = 10 - 40V$; EN = HIGH; PWMD1-3 = V_{DD} ; GATE1-3 = 2.0nF; CLK = 6.0MH;
UVLO _{RISE}	V _{DD} under voltage lockout threshold	-	4.25	-	4.75	V	V _{DD} rising
UVLO _{HYST}	V _{DD} under voltage hysteresis	-	-	250		mV	V _{DD} falling
Enable Inp	out				(V))	
$V_{EN(LO)}$	EN input low voltage	*	- /	7	0.8	V <	- ()
V _{EN(HI)}	EN input high voltage	*	2.0	(-)	· -	V	>
R _{EN}	EN pull down resistor	-	50	100	150	kΩ	V _{EN} = 5.0V
PWM Dim	ming (PWMD1, PWMD2 and PWMD3	$\mathcal{N}_{\mathcal{C}}$					
$V_{\text{PWMD(Io)}}$	PWMD input low voltage	*		- /	0.8	$\langle v \rangle$	
$V_{\text{PWMD(hi)}}$	PWMD input high voltage	*	2.0	_	-/	\ \	
$R_{\scriptscriptstyle PWMD}$	PWMD pull down resistor		50	100	150	kΩ	V _{PWMD} = 5.0V
	E1, GATE2 and GATE3)						
I _{SOURCE}	GATE short circuit current, sourcing	#	0.25	7-1	-	Α	V _{GATE} = 0V
I _{SINK}	GATE sinking current	#	0.5	>-	-	Α	$V_{GATE} = V_{DD}$
T _{RISE}	GATE output rise time	(* (7/1	-	85	ns	C _{GATE} = 2.0nF
T _{FALL}	GATE output fall time	*		-	45	ns	C _{GATE} = 2.0nF
D _{MAX}	Maximum duty cycle	#	_	91.7	-	%	
	age Protection (OVP1, OVP2 and OV	P3)					
V _{OVP,rising}	Over voltage rising trip point	*	1.13	1.25	1.37	V	OVP rising
V _{OVP,HYST}	Over voltage hysteresis	-	-	125	-	mV	OVP falling
1	ense (CS1, CS2 and CS3)						
T _{BLANK}	Leading edge blanking	*	100	-	250	ns	
T _{DELAY}	Delay to output of GATE	-	-	-	200	ns	100mV overdrive to the current sense comparator
R _{DIS}	Discharge resistance for slope compensation	*	-	-	100	Ω	GATE = Low


Denotes specifications guaranteed by design. The specifications which apply over the full operating temperature range at $0^{\circ}\text{C} < T_{_{\!A}} < +85^{\circ}\text{C}$ are guaranteed by design and characterization.

Electrical Characteristics (The * denotes the specifications which apply over the full operating ambient temperature range $0^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$, otherwise the specifications are at $T_A = 25^{\circ}\text{C}$. $V_{IN} = 24\text{V}$, $V_{DD1} = V_{DD2} = V_{DD3} = V_{DD}$ unless otherwise noted.)

Sym	Parameter		Min	Тур	Max	Units	Conditions
Internal Tr	ansconductance Opamp (Gm1, Gm2	an	d Gm3)				•
GB	Gain bandwidth product	#	-	1.0	-	MHz	75pF capacitance at COMP pin
A,	Open loop DC gain	-	65	-	-	dB	Output open
V _{CM}	Input common-mode range	#	-0.3	-	3.0	V	
V _o	Output voltage range	#	-	-	V _{DD}	-/	+0/1
G_{M}	Transconductance	-	500	625	750	μΑ/V	_
V _{OFFSET}	Input offset voltage	-	-5.0	-	5.0	mV)
I _{BIAS}	Input bias current	#	-	0.5	1.0	nA	2 (5)
R _{RATIO}	Resistor divider ratio $(\Delta V_{CS}/\Delta V_{COMP})$	#	-	0.11		<u> </u>	
External C	lock Input				(0)/		
f _{osc1}	Oscillator frequency	-	-	500	(-)	kHz	F _{CLOCK} = 6.0MHz
K _{sw}	Oscillator divider ratio	#	- (12.0	\ -	-	
	GATE1-GATE2 phase delay	#	-<	120	-	0	7
Р _н 1	GATE1-GATE3 phase delay	#		240	-	•	()
T _{OFF,MIN}	Minimum CLOCK low time	#	50	_	- (ns	
$T_{ON,MIN}$	Minimum CLOCK high time	#	50	-/	-	ns	
V _{CLOCK,HI}	CLOCK input high	*	2.0		-)	V	
V _{CLOCK,LO}	CLOCK input low	*	-	-	0.8	V	
Oscillator			^				
F _{osc1}	Switching frequency (common for	-	110	125	140	kHz	RT = 400kΩ
F _{osc2}	all channels)		440	500	560	kHz	RT = 100kΩ
F _{osc}	Switching frequency range	#(//5)	ı	1000	kHz	
	et Driver (FLT1, FLT2 and FLT3)						
T _{RISE,FAULT}	Fault output rise time	*	-	ı	300	ns	500pF capacitor at FLT pin
T _{FALL,FAULT}	Fault output fall time	*	-	-	200	ns	500pF capacitor at FLT pin
_	uit Protection (all three channels)						
T _{BLANK,SC}	Blanking time	*	400	ı	700	ns	
G_{sc}	Gain for short circuit comparator	-	1.85	2.0	2.15	-	
V _{omin}	Minimum current limit threshold		0.15	-	0.25	V	REF = GND
T_{OFF}	Propagation time for short circuit detection	*	-	-	250	ns	FDBK = 2 • REF + 0.1V
SKIP time							
I _{HC,SOURCE}	Current source at SKIP pin used for hiccup mode protection	-	-	5.0	-	μΑ	
$V_{_{SKIP}}$	Δ Voltage swing at SKIP pin	#	-	1.5	-	V	

Denotes specifications guaranteed by design. The specifications which apply over the full operating temperature range at $0^{\circ}\text{C} < T_{_{\!A}} < +85^{\circ}\text{C}$ are guaranteed by design and characterization.

Internal Block Diagram



Functional Description

Power Topology

The HV9985 is a three-channel, switch-mode converter LED driver designed to control a boost, a buck or a SEPIC converter in a constant frequency, peak current controlled mode. The IC includes an internal linear regulator, which operates from input voltages 10 to 40V. The IC can also be powered directly using the VDD pins and bypassing the internal linear regulator. The IC includes features typically required in LED drivers like open LED protection, output short circuit protection, linear and PWM dimming, and accurate control of the LED current. The IC is ideally suited for backlight application using either RGB or multi-channel white LED configurations.

Power Supply to the IC (VIN, VDD, VDD1-3)

The HV9985 can be powered directly from its VIN pin that takes a voltage up to 40V. When a voltage is applied at the VIN pin, the HV9985 tries to maintain a constant 5.0V (typ.) at the VDD pin. The regulator also has a built in under-voltage lockout which shuts the IC off if the voltage at the VDD pin falls below the UVLO threshold. By connecting this VDD pin to the individual VDD pins of the three channels, the internal regulator can be used to power all three channels in the IC.

In case the internal regulator is not utilized, an external power supply (5.0V +/- 10%) can be used to power the IC. In this case, the power supply is directly connected to the VDD pins and the VIN pin.

All four VDD pins must by bypassed by a low ESR capacitor (≥0.1µF) to provide a low impedance path for the high frequency current of the output gate driver. These capacitors must be referenced to the individual grounds for proper noise rejection (see Layout Guidelines section for more information). Also, in all cases, the four VDD pins must be connected together externally.

The input current drawn from the external power supply (or VIN pin) is a sum of the 1.0mA (max) current drawn by the all the internal circuitry (for all three channels) and the current drawn by the gate drivers (which in turn depends on the switching frequency and the gate charge of the external FET).

$$I_{IN} = 1mA + (Q_{G1} + Q_{G2} + Q_{G3}) \cdot f_{S}$$

In the above equation, f_s is the switching frequency of the converters and $Q_{\rm G1-3}$ are the gate charges of the external FETs (which can be obtained from the FET datasheets).

The EN pin is a TTL compatible input used to disable the IC. Pulling the EN pin to GND will shut down the IC and reduce

the quiescent current drawn by the IC to be less than $200\mu A$. If the enable function is not required, the EN pin can be connected to VDD.

Clock Input (CLK)

The switching frequency of the converters can be set in one of two ways. One way to set the switching frequency is to use the on-chip oscillator using a resistor at the RT pin. In this case, the CLK pin should be connected to GND. If the on-chip clock is used, two or more HV9985s cannot be synchronized to each other.

The other way to is set the switching frequency by using a TTL compatible square wave input at the CLK pin. The switching frequencies of the three converters will be 1/12th the frequency of the external clock. By using the same clock for multiple ICs, all the ICs can be synchronized together. In this case, the RT pin can be either left open or connected to GND.

Current Sense (CS1-3)

The current sense input is used to sense the source current of the switching FET. Each CS input of the HV9985 includes a built-in 100ns (minimum) blanking time to prevent spurious turn off due to the initial current spike when the FET turns on

The IC includes an internal resistor divider network, which steps down the voltage at the COMP pins by a factor of 9. This voltage is used as the reference for the current sense comparators. Since the maximum voltage of the COMP pin is approximately ($V_{\rm DD}$ –1.0V), this voltage determines the maximum reference current for the current sense comparator and thus the maximum inductor current.

The current sense resistor $R_{\rm cs}$ should be chosen so that the input inductor current is limited to below the saturation current level of the input inductor. For discontinuous conduction mode of operation, no slope compensation is necessary. In this case, the current sense resistor is chosen as:

$$R_{CS} = \frac{V_{DD} - 1V}{9 \cdot I_{INPK}}$$

where $I_{IN,PK}$ is the maximum desired peak input current.

For continuous conduction mode converters operating in the constant frequency mode, slope compensation becomes necessary to ensure stability of the peak current mode controller, if the operating duty cycle is greater than 50%. This factor must also be accounted for when determining $R_{\rm cs}$ (see Slope Compensation section).

Slope Compensation




Fig. 1. Slope Compensation

Choosing a slope compensation which is one half of the down slope of the inductor current ensures that the converter will be stable for all duty cycles.

Slope compensation in the HV9985 can be programmed by two external components (see Fig. 1). A resistor for VDD sets a current (which is almost constant since the VDD voltage is much larger than the voltage at the CS pin). This current flows into the capacitor and produces a ramp voltage across the capacitor. The voltage at the CS pin is then the sum of the voltage across the capacitor and the voltage across the current sense resistor, with the voltage across the capacitor providing the required slope compensation. When the GATE turns off, an internal pull down FET discharges the capacitor. The 100Ω resistance of the internal FET (RDIS) will prevent the voltage at the CS pin from going all the way to zero. The minimum value of the voltage will instead be:

$$V_{CS,MIN} = \frac{V_{DD}}{R_{SC}} \cdot R_{DIS}$$

The slope compensation capacitor is chosen so that it can be completely discharged by the internal FET at the CS pin during the time the FET is off. Assuming the worst case switch duty cycle of 92%.

$$C_{SC} = \frac{0.08}{3 \cdot R_{D/S} \cdot f_S}$$

Assuming a down slope of DS (A/ μ s) for the inductor current, the current sense resistor and the slope compensation resistor can be computed as :

$$R_{CS} = \frac{V_{DD} - 1}{9} \cdot \frac{1}{\left| \frac{DS \cdot 10^6 \cdot 0.92}{2 \cdot f_S} \right| + I_{IN,PK}}$$

$$R_{SC} = \frac{2 \cdot V_{DD}}{DS \cdot 10^6 \cdot C_{SC} \cdot R_{CS}}$$

Note:

Sometimes, excessive stray inductance in the current sense path may cause the slope compensation circuit to mistrigger. The following section describes the cause of the problem and the solution.

Fig. 2 shows the detailed slope compensation circuit with a parasitic inductance L_p between the ground of the boost converter and the ground of the respective channel in the HV9985. Also shown is the drain capacitance of the boost FET Q1 (which is the total capacitance at the drain node).




Fig. 2: Slope Compensation circuit operation

When the FET is off, the internal discharge FET Q2 is turned on and capacitor C_{SC} is discharged. Also, C_{DRAIN} is charged to the output voltage V_o. When the FET is turned on, the drain node of the FET is pulled to ground (Q2 is turned off just prior to Q1 being turned on). This causes the drain capacitance to discharge through the FET causing a current spike as shown in Fig. 3. This current spike causes a voltage to develop across the parasitic inductance. As long as the current is increasing through the inductance, the voltage developed across the inductor is successfully blocked by the body diode of Q2. However, during the falling edge of the current spike, the voltage across the inductor causes the body diode to become forward biased. This conduction path through the body diode of Q2 causes pre-charge of $C_{\rm sc}$. The pre-charge voltage can be fairly high since the rate of fall of the current is very large.




Fig. 3: Waveforms during turn-on

For example, a typical current spike usually lasts about 100ns. Assuming a 3.0A peak current (this value is usually the saturation current of the FET which can be much higher) and equal distribution between the rise and fall times, a 10nH parasitic inductance causes a pre-charge voltage of:

$$V_{PRE\text{-}CHARGE} = 10nH \cdot \frac{3A}{50ns} = 600mV$$

As can be seen, a very optimistic estimate of the pre-charge voltage is already larger than the steady state peak current sense voltage and will cause the converter to false trip.

To prevent this behavior, a resistor (typically $500-800\Omega$) can be added in series with the capacitor as shown in Fig. 4. This resistor limits the charging current into the capacitor. However, the resistor will also slow down the discharge of the capacitor during the FET off time, so a smaller $C_{\rm SC}$ will be necessary. The values can be computed by substituting $R_{\rm EXT}+R_{\rm DIS}$ in place of $R_{\rm DIS}$ in the above equations.




Fig. 4: Modified Slope Compensation Circuit

Control of the LED Current

The LED currents in the HV9985 are controlled using three independent current feedbacks. The reference voltage inputs, which set the three LED currents, should be provided at each REF pin (REF1-3). These reference voltages are compared to the voltage from the LED current sense resistors at the corresponding FDBK pins (FDBK1-3). HV9985 includes three 1.0MHz transconductance amplifiers with tristate output, which are used to close the feedback loops and provide accurate current control. The compensation networks are connected at the COMP pins (COMP1-3).

The output of each op-amp is buffered and connected to the current sense comparators using an 8:1 divider.

The outputs of the op-amps are controlled by the signal applied to the PWMD pins (PWMD1-3). When PWMD is high, the output of the opamp is connected to the COMP pin. When PWMD is low, the output is left open. This enables the integrating capacitor to hold the charge when the PWMD signal

is low, and the gate driver output (GATE1-3) is off. When the IC is enabled, the voltage on the integrating capacitor will force the converter into steady state almost instantly.

Linear Dimming

Linear Dimming can be accomplished in the HV9985 by varying the voltages at the REF pins. Since the HV9985 is a peak current mode controller, it has a minimum on-time for the GATE outputs. This minimum on-time will prevent the converters from completely turning off even when the REF pins are pulled to GND. Thus, linear dimming cannot accomplish true zero LED current. To get zero LED current PWM dimming has to be used. Different signals can be connected to the three REF pins if desired, and these inputs need not be connected together.

Due to the offset voltage of the short circuit comparator as well as the non-linearity of the X2 gain stage, pulling the REF pin very close to GND would cause the internal short circuit comparator to trigger and shut down the IC. To overcome this, the output of the gain stage is limited to 125mV (minimum), allowing the REF pin to be pulled all the way to 0V without triggering the short circuit comparator.

PWM Dimming

PWM dimming in the HV9985 can be accomplished by using TTL compatible square wave sources at the PWMD pins (PWMD1-3). All three channels can be individually PWM dimmed as desired.

When the PWM signal is high, the GATE and FLT pins are enabled and the output of the transconductance opamp is connected to the external compensation network. Thus, the internal amplifier controls the output current. When the PWMD signal goes low, the output of the transconductance amplifier is disconnected from the compensation network. Thus, the integrating capacitor maintains the voltage across it. The GATE is disabled, so the converter stops switching, and the FLT pin goes low, turning off the disconnect switch.

The output capacitor of the converter determines its PWM dimming response, since it has to get charged and discharged whenever the PWMD signal goes high or low. In the case of a buck converter, since the inductor current is continuous, a very small capacitor is used across the LEDs. This minimizes the effect of the capacitor on the PWM dimming response of the converter. However, in the case of a boost converter, the output current is discontinuous and a large output capacitor is required to reduce the ripple in the LED current. Thus, this capacitor will have a significant impact on the PWM dimming response. By turning the disconnect switch off when PWMD goes low, the output capacitor is prevented from being discharged, and thus the PWM dimming response of the boost converter Improves dramatically.

Note that disconnecting the LED load during PWM dimming causes the energy stored in the inductor to be dumped into the output capacitor. The filter capacitor should be chosen large enough so that it can absorb the inductor energy without significant change of the voltage across it.

Fault Conditions

The HV9985 is a robust controller which can protect the LEDs and the LED driver in case of fault conditions. The outputs of the HV9985 LED driver are protected from both an open and a short LED condition. In both cases, the HV9985 shuts down and attempts a restart. The hiccup time can be programmed by a single external capacitor at the SKIP pin.

During start-up or when a fault condition is detected, both GATE and FLT outputs are disabled, the COMP and SKIP pins are pulled to GND. Once the voltage at the SKIP pin falls below 0.1V, and the fault condition(s) have disappeared, the capacitor at the SKIP pin is released, and it begins charging slowly from a 5.0µA current source. Once the capacitor is charged to 2.0V, the COMP pins are released, and the gate driver outputs (GATE and FLT) are allowed to turn on. If the hiccup time is long enough, it will ensure that the compensation networks are all completely discharged and that the converters start at minimum duty cycle.

The hiccup timing capacitor can be programmed as:

$$C_{RAMP} = \frac{5\mu A \cdot t_{HICCUP}}{2V}$$

Output Short Circuit Protection

When a short circuit condition is detected (output current becomes higher than twice the steady state current), the GATE and FLT outputs are pulled low. As soon as the disconnect FET is turned off, the output current goes to zero and the short circuit condition disappears. At this time, the hiccup timer is started. Once the timing is complete, the converter attempts to restart. If the fault condition still persists, the converter shuts down and goes through the cycle again. If the fault condition is cleared (a momentary output short) the converter will start regulating the output current normally. This allows the LED driver to recover from accidental shorts without the need to reset the IC.

During short circuit conditions, there are two factors that determine the hiccup time.

The first is the time required to discharge the compensation capacitors. Assuming a pole-zero R-C network at the COMP pin (series combination of R_z and C_z in parallel with C_c),

$$t_{COMP.n} = 3 \cdot R_{Zn} \cdot C_{Zn}$$

where n refers to the channel number.

In case the compensation networks are only of Type 1 (single capacitor), then:

$$t_{COMPn} = 3 \cdot 300\Omega \cdot C_{7n}$$

Thus, the maximum COMP discharge time required can be computed as:

$$t_{\text{COMP,MAX}} = max(t_{\text{COMP1}}, t_{\text{COMP2}}, t_{\text{COMP3}})$$

The second factor is the time required for the inductors to discharge completely after the short circuit condition has been cleared. This time can be computed as:

$$t_{IND,n} = \frac{\pi}{4} \sqrt{L_n \cdot C_{ON}}$$

where L and C_{o} are the input inductor and output capacitor of each power stage.

Thus, the maximum time required for the inductors to discharge can be computed as:

$$t_{\text{IND,MAX}} = \max (t_{\text{IND1}}, t_{\text{IND2}}, t_{\text{IND3}})$$

The hiccup time is then chosen as:

$$t_{\text{HICCUP}} > max (t_{\text{COMP,MAX}}, t_{\text{IND,MAX}})$$

False Triggering of the Short Circuit Comparator During PWM Dimming

During PWM dimming, the parasitic capacitance of the LED string causes a spike in the output current when the disconnect FET is turned on. If this spike is detected by the short circuit comparator, it will cause the IC to falsely detect an over current condition and shut down.

In the HV9985, to prevent these false triggerings, a built-in 500ns blanking network for the short circuit comparator is included. This blanking network is activated when the PWMD input goes high. Thus, the short circuit comparator will not see the spike in the LED current during the turn-on transition of the PWM Dimming. Once the blanking time is over, the short circuit comparator will start monitoring the output current. Thus, the total delay time for detecting a short circuit will depend on the condition of the PWMD input.

If the output short circuit exists before the PWM dimming signal goes high, the total detection time will be:

$$t_{DETECT1} = t_{BLANK} + t_{DELAY} \approx 900 ns(max)$$

If the short circuit occurs when the PWM dimming signal is already high, the time to detect will be:

$$t_{\text{DETECT1}} = t_{\text{DELAY}} \approx 200 \text{ns(max)}$$

Over Voltage Protection

The HV9985 provides hysteretic over voltage protection, allowing the IC to recover in case the LED load is disconnected momentarily.

When the load is disconnected in a boost converter, the output voltage rises as the output capacitor starts charging. When the output voltage reaches the OVP rising threshold, the HV9985 detects an over voltage condition and turns off the converter. The converter is turned back on only when the output voltage falls below the falling OVP threshold (which is 10% lower than the rising threshold). This time is mostly dictated by the R-C time constant of the output capacitor $C_{\rm O}$ and the resistor network used to sense over voltage ($R_{\rm OVP1} + R_{\rm OVP2}$). In case of a persistent open circuit condition, this cycle maintains the output voltage within a 10% band.

In most designs, the falling OVP threshold will be more than the LED string voltage. Thus, when the LED load is reconnected to the output of the converter, the voltage differential between the actual output voltage and the LED string voltage will cause a spike in the output current. This causes a short circuit to be detected, and the short circuit protection in the HV9985 will be triggered. This behavior continues until the output voltage becomes lower than the LED string voltage. When this occurs, no fault will be detected, and normal operation of the circuit will commence.

Note:

The overvoltage thresholds for the three channels in the HV9985 are derived by using resistor dividers from the respective VDDs. The resistor dividers are adjusted to give a 1.25V OVP rising trip point and a 1.125V OVP falling trip point at $V_{\rm DD} = 5.0$ V. The OVP trip points mentioned in the electrical characteristics table of the datasheet assume a $V_{\rm DD}$ voltage generated by the linear regulator of the HV9985. Using an external voltage source at VDD will change the OVP trip points proportionally.

Layout Considerations

For multi-channel peak current mode controller IC to work properly with minimum interference between the channels, it is important to have a good PCB layout which minimizes noise. Following the layout rules stated below will help to ensure proper performance of all three channels.

1. GND Connection

The IC has four separate ground connections - one for each of the three channels and one analog ground for the common circuitry. It is recommended that four separate ground planes be used in the PCB, and all the GND planes be connected together at the return terminal of the input power lines.

2. VDD Connection

Each VDD pin should be bypassed with a low ESR capacitor to its OWN ground (i.e. VDD1 is bypassed to GND1 and so on). The common VDD pin can be bypassed to the common GND.

3. REF Connection

In case all the references are going to be driven from a single voltage source, it is recommended to have a small R-C low pass filter (1.0k, 1.0nF) at each REF pin with the filter being referenced to the appropriate channel's ground (as in the case of the VDD pins). If the REF pins are driven with three individual voltage sources, then just a small capacitor (1.0nF) at each pin would suffice.


4. GATE and CS connection

The connection from GATE output to the gate of the external FET as well as the connection from the CS pin to the external sense resistor made as short as possible to avoid false trigerrings.

5. OVP protection

Typically, the OVP resistor dividers would be located away from the IC. To prevent false trigerrings of the IC due to noise at the OVP pin, a small bypass capacitor (1.0nF) right at the OVP pin is recommended.

Layout Guidelines



Pin Description (K6)

Pin	Name	Description											
#													
1	VDD1	These pins are the power supply pins of the three channels. They can either be connected to the VDD pin or supplied with an external power supply. They must be bypassed with a low ESR capacitor to their											
33	VDD2	respective GNDs (at least $0.1\mu\text{F}$). All VDD pins (VDD, VDD1-3) must be connected together external 5.0V supply can be connected to these pins to power the IC if the internal regulator											
30	VDD3	An external 5.0V supply can be connected to these pins to power the IC if the internal regulator is not used.											
2	FLT1	These pins are used to drive external logic-level disconnect switches. The disconnect switches are used											
36	FLT2	to protect the LEDs in case of fault conditions and also serve to provide excellent PWM dimming re-											
29	FLT3	sponse by disconnecting and reconnecting the LEDs from the output capacitor during PWM dimming.											
3	CS1	These pins are used to sense the source current of the external power FETs. They include a built-in											
37	CS2	100ns (min) blanking timer. Connecting an RC-network at these pins programs the slope compens											
28	CS3	Refer to the Slope Compensation section for additional information.											
4	COMP1												
12	COMP2	Stable closed loop control can be accomplished by connecting a compensation network between each COMP pin and its respective GND.											
27	COMP3	Committee responsive GNE.											
5	FDBK1												
38	FDBK2	These pins are the output current feedback inputs for each channel. They receive voltage signal from external sense resistors.											
26	FDBK3	Sixternal series resisters.											
6	REF1												
13	REF2	The voltage at this pin sets the output current level for each channel. Recommended voltage range for this pin is 0 - 1.25V.											
25	REF3	uns pin is continued in the continued in											
7	OVP1	These pins provide the over voltage protection for the three channels. When the voltage at any of these											
14	OVP2	pins exceeds 1.25V, the HV9985 is turned off. The fault timer starts when the voltage drops below											
24	OVP3	1.125V. Upon completion of the fault timer the IC attempts to restart.											
8	VIN	Input of the internal 40V linear regulator.											
9	VDD	This pin is the output of the linear regulator. It maintains a regulated 5.0V as long as the voltage of the VIN pin is between 10V and 40V. It must be bypassed with a low ESR capacitor to GND (at least 0.1µF). This pin can be used as a power supply for the three channels.											
10	EN	When the pin is pulled below 0.8V, then IC goes into a standby mode and draws minimal current.											
11	GND	Ground connection for the common circuitry in the HV9985.											
15	SKIP	This pin programs the hiccup timer for fault conditions. A capacitor to GND programs the hiccup time.											
16	NC	No connect.											
17	PWMD1	DIAMA disasting of the three should be a size of the DIAMAD visa. The three visa disasting the											
18	PWMD2	PWM dimming of the three channels is accomplished by using the PWMD pins. The three pins directly control the PWM dimming of the three channels and a square wave input should be applied at these pins.											
19	PWMD3	pino.											



Pin Description (K6) (cont.)

Pin #	Name	Description
20	NC	No connect.
21	INC	No connect.
22	RT	A resistor at this pin programs the on-board oscillator. If an external clock is being used, this pin should be connected to VDD.
23	CLK	This pin is the clock input for the HV9985. The input to the CLK pin should be a TTL compatible square wave signal. The three channels will switch at 1/12th the switching frequency of the signal applied at the CLK pin. This pin is used if more than one HV9985's are being used in a system. If the on-chip oscillator is being used, this pin should be connected to GND.
40	GATE1	
35	GATE2	These pins are the gate drivers which drive the external logic-level, N-channel boost converter MOS- FETs.
31	GATE3	
39	GND1	
34	GND2	Ground return for each of the channels. It is recommended that all the GNDs of the IC be connected together in a STAR connection at the input GND terminal to ensure best performance.
32	GND3	together in a 5 7 tr connection at the input Grap terminal to chouse best performance.

Pin Description (QP)


Pin #	Name	Description
40	VDD1	These pins are the power supply pins of the three channels. They can either be connected to the VDD
31	VDD2	pin or supplied with an external power supply. They must be bypassed with a low ESR capacitor to their respective GNDs (at least 0.1µF). All VDD pins (VDD, VDD1-3) must be connected together externally.
27	VDD3	An external 5.0V supply can be connected to these pins to power the IC if the internal regulator is not used.
41	FT1	These pins are used to drive external logic-level disconnect switches. The disconnect switches are used
34	FT2	to protect the LEDs in case of fault conditions and also serve to provide excellent PWM dimming re-
26	FT3	sponse by disconnecting and reconnecting the LEDs from the output capacitor during PWM dimming.
42	CS1	These pins are used to sense the source current of the external power FETs. They include a built-in
35	CS2	100ns (min) blanking timer. Connecting an RC-network at these pins programs the slope compensation.
25	CS3	Refer to the Slope Compensation section for additional information.
43	COMP1	
9	COMP2	Stable closed loop control can be accomplished by connecting a compensation network between each COMP pin and its respective GND.
24	COMP3	Demi più ara la respective erre.
44	FDBK1	
36	FDBK2	These pins are the output current feedback inputs for each channel. They receive voltage signal from external sense resistors.
23	FDBK3	5.1.5.1.55.155.15.15.15.15.15.15.15.15.1
1	REF1	
10	REF2	The voltage at this pin sets the output current level for each channel. Recommended voltage range for this pin is 0 – 1.25V.
22	REF3	1.20 t.

Pin Description (QP) (cont.)

Pin #	Name	Description
2	OVP1	These pins provide the over voltage protection for the three channels. When the voltage at any of these
11	OVP2	pins exceeds 1.25V, the HV9985 is turned off. The fault timer starts when the voltage drops below
21	OVP3	1.125V. Upon completion of the fault timer the IC attempts to restart.
3	VIN	Input of the internal 40V linear regulator.
4	VDD	This pin is the output of the linear regulator. It maintains a regulated 5.0V as long as the voltage of the VIN pin is between 10V and 40V. It must be bypassed with a low ESR capacitor to GND (at least 0.1µF). This pin can be used as a power supply for the three channels.
5	EN	When the pin is pulled below 0.8V, then IC goes into a standby mode and draws minimal current.
7	GND	Ground connection for the common circuitry in the HV9985.
12	SKIP	This pin programs the hiccup timer for fault conditions. A capacitor to GND programs the hiccup time.
6		
8		
13		
17	NC	No connect.
18		
28		
39		
14	PWMD1	DIAMA disassis and the
15	PWMD2	PWM dimming of the three channels is accomplished by using the PWMD pins. The three pins directly control the PWM dimming of the three channels and a square wave input should be applied at these pins.
16	PWMD3	pino.
19	RT	A resistor at this pin programs the on-board oscillator. If an external clock is being used, this pin should be connected to VDD.
20	CLK	This pin is the clock input for the HV9985. The input to the CLK pin should be a TTL compatible square wave signal. The three channels will switch at 1/12th the switching frequency of the signal applied at the CLK pin. This pin is used if more than one HV9985's are being used in a system. If the on-chip oscillator is being used, this pin should be connected to GND.
38	GATE1	
33	GATE2	These pins are the gate drivers which drive the external logic-level, N-channel boost converter MOS-FETs.
29	GATE3	\rightarrow ()
37	GND1	
32	GND2	Ground return for each of the channels. It is recommended that all the GNDs of the IC be connected together in a STAR connection at the input GND terminal to ensure best performance.
30	GND3	togothor in a controller at the input one terminal to ensure best performance.

40-Lead QFN Package Outline (K6)

6.00x6.00mm body, 1.00mm height (max), 0.50mm pitch



Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symbol		A	A1	A3	b	D	D2	E	E2	е	L	L1	$\boldsymbol{\theta}_{O}$
Dimension (mm)	MIN	0.80	0.00	0.20 REF	0.18	5.85*	1.05	5.85*	1.05	0.50 BSC	0.30 [†]	0.00	0
	NOM	0.90	0.02		0.25	6.00	-	6.00	-		0.40 [†]	-	-
	MAX	1.00	0.05		0.30	6.15*	4.45	6.15*	4.45		0.50 [†]	0.15	14

JEDEC Registration MO-220, Variation VJJD-6, Issue K, June 2006.

Drawings not to scale.


Supertex Doc. #: DSPD-40QFNK66X6P050, Version C041009.

^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.

44-Lead QSOP Package Outline (QP)

17.83x7.50mm body, 2.64mm height (max), 0.80mm pitch



Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo		Α	A1	A2	b	D	E	E1	е	L	L1	L2	θ	θ1
	MIN	2.44	0.10	2.34	0.28	17.73	10.11	7.40	0.00	0.40	4 405	0.055	0 °	7 0
Dimensions (mm)	NOM	/>	(-()) -	-	-	-	-	0.80 REF	-	1.405 REF	0.355 BSC	-	TYP
(min)	MAX	2.64	0.30	2.54	0.51	17.93	10.51	7.60	IXLI	1.27	11		8 º	• • •

Drawings are not to scale.

Supertex Doc. #: DSPD-44QSOPQP, Version A062309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

Supertex inc.