


## 2. Pin configurations

Pin name	Function
A0 - A17	Addresses
O0 - O15	Outputs
CE	Chip enable
ŌĒ	Output enable
NC	No connect


Note: Both GND pins must be connected



## 3. System considerations

Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance. At a minimum, a  $0.1\mu\text{F}$ , high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the  $V_{CC}$  and ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a  $4.7\mu\text{F}$  bulk electrolytic capacitor should be utilized, again connected between the  $V_{CC}$  and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Figure 3-1. Block diagram



## 4. Absolute maximum ratings\*

Temperature under bias55°C to +125°C
Storage temperature65°C to +150°C
Voltage on any pin with respect to ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with respect to ground2.0V to +14.0V <sup>(1)</sup>
$V_{PP}$ supply voltage with respect to ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended

periods may affect device reliability.

Note: 1. Maximum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is  $V_{CC} + 0.75V$  DC, which may overshoot to +7.0V for pulses of less than 20ns.

### 5. DC and AC characterisitcs

Table 5-1. Operating modes

Mode/Pin	CE	ŌĒ	Ai	$V_{PP}$	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	Ai	X <sup>(1)</sup>	D <sub>OUT</sub>
Output disable	X	V <sub>IH</sub>	X	X	High Z
Standby	V <sub>IH</sub>	×	X	X <sup>(5)</sup>	High Z
Rapid program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	$V_{PP}$	D <sub>IN</sub>
PGM verify	V <sub>IH</sub>	V <sub>IL</sub>	Ai	$V_{PP}$	D <sub>OUT</sub>
PGM inhibit	V <sub>IH</sub>	V <sub>IH</sub>	X	$V_{PP}$	High Z
Product identification <sup>(4)</sup>	$V_{ m lL}$	V <sub>IL</sub>	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A17 = V_{IL}$	V <sub>CC</sub>	Identification code

Notes:

- X can be V<sub>II</sub> or V<sub>IH</sub>.
- 2. Refer to the Programming characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .
- 4. Two identifier words may be selected. All Ai inputs are held low  $(V_{IL})$ , except A9, which is set to  $V_{H}$ , and A0, which is toggled low  $(V_{IL})$  to select the manufacturer's identification word and high  $(V_{IH})$  to select the device code word.
- 5. Standby  $V_{CC}$  current ( $I_{SB}$ ) is specified with  $V_{PP} = V_{CC}$ .  $V_{CC} > V_{PP}$  will cause a slight increase in  $I_{SB}$ .

Table 5-2. DC and AC operating conditions for read operation

	Atmel AT27C4096			
	-55	-90		
Industrial operating temperature (case)	-40°C - 85°C	-40°C - 85°C		
V <sub>CC</sub> power supply	5V ± 10%	5V ± 10%		





Table 5-3. DC and operating characteristics for read operation

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input load current	$V_{IN} = OV \text{ to } V_{CC}$		± 1	μA
I <sub>LO</sub>	Output leakage current	$V_{OUT} = 0V \text{ to } V_{CC}$		± 5	μA
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> read/standby current	$V_{pp} = V_{CC}$		10	μA
	)/ (1) -t	$I_{SB1}$ (CMOS) $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I <sub>SB</sub> V <sub>CC</sub> <sup>(1)</sup> standby current	$I_{SB2}$ (TTL) $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1	mA	
I <sub>CC</sub>	V <sub>CC</sub> active current	$f = 5MHz$ , $I_{OUT} = 0mA$ , $\overline{CE} = V_{IL}$		40	mA
V <sub>IL</sub>	Input low voltage		-0.6	0.8	V
V <sub>IH</sub>	Input high voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output high voltage	Ι <sub>ΟΗ</sub> = -400μΑ	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$ , and removed simultaneously with or after  $V_{PP}$ .


Table 5-4. AC characteristics for read operation

			Atmel AT27C4096				
			-:	55	1	90	
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t <sub>ACC</sub> <sup>(1)</sup>	Address to output delay	$\overline{CE} = \overline{OE} = V_{IL}$		55		90	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to output delay	OE = V <sub>IL</sub>		55		90	ns
t <sub>OE</sub> <sup>(1)</sup>	OE to output delay	CE = V <sub>IL</sub>		20		35	ns
t <sub>DF</sub> <sup>(1)</sup>	OE or CE high to output float, whichever occurred first			20		20	ns
t <sub>OH</sub> <sup>(1)</sup>	Output hold from address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ , whichever occurred first		7		0		ns

Note: 1. See the AC waveforms for read operation diagram.

<sup>2.</sup>  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ .

Figure 5-1. AC waveforms for read operation<sup>(1)</sup>




Notes:

- 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
- 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$ .
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$
- 4. This parameter is only sampled, and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.


Figure 5-2. Input test waveforms and measurement levels

For -55 devices only:




 $t_R$ ,  $t_F$  < 5ns (10% to 90%)

For -90 devices:



 $t_R$ ,  $t_F$  < 20ns (10% to 90%)

Figure 5-3. Output test load



Note: CL = 100pF including jig capacitance.






Table 5-5. Pin capacitance

 $f = 1MHz, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	10	pF	$V_{IN} = OV$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled, and is not 100% tested.

Figure 5-4. Programming waveforms (1)



Notes:

- 1. The input timing reference is 0.8V for  $\rm V_{IL}$  and 2.0V for  $\rm V_{IH}$
- 2.  $t_{\text{OE}}$  and  $t_{\text{DFP}}$  are characteristics of the device, but must be accommodated by the programmer.
- 3. When programming the Atmel AT27C4096, a  $0.1\mu F$  capacitor is required across  $V_{pp}$  and ground to suppress spurious voltage transients.

Table 5-6. DC programming characteristics

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

			Limits		
Symbol	Parameter	Test conditions	Min	Max	Units
I <sub>LI</sub>	Input load current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
V <sub>IL</sub>	Input low level		-0.6	0.8	V
V <sub>IH</sub>	Input high level		2.0	V <sub>CC</sub> + 0.7	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -400μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> supply current (program and verify)			50	mA
I <sub>PP2</sub>	V <sub>pp</sub> supply current	CE = V <sub>IL</sub>		30	mA
V <sub>ID</sub>	A9 product identification voltage		11.5	12.5	V

Table 5-7. AC programming characteristics

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

			Lin	nits	
Symbol	Parameter	Test conditions <sup>(1)</sup>	Min	Max	Units
t <sub>AS</sub>	Address setup time		2		μs
t <sub>OES</sub>	OE setup time		2		μs
t <sub>DS</sub>	Data setup time	Input rise and fall times :  (10% to 90%) 20ns	2		μs
t <sub>AH</sub>	Address hold time	(10,0 to 50,0) 20.15	0		μs
t <sub>DH</sub>	Data hold time	Input pulse levels	2		μs
t <sub>DFP</sub>	OE high to output float delay <sup>(2)</sup>	0.45V to 2.4V	0	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> setup time	Input timing reference level:	2		μs
t <sub>VCS</sub>	V <sub>CC</sub> setup time	0.8V to 2.0V	2		μs
t <sub>PW</sub>	CE program pulse width <sup>(3)</sup>	Output timing reference level	47.5	52.5	μs
t <sub>OE</sub>	Data valid from OE	0.8V to 2.0V		150	ns
t <sub>PRT</sub>	V <sub>PP</sub> pulse rise time during programming		50		ns

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously with or after  $V_{PP}$ .

- 2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram.
- 3. Program pulse width tolerance is  $50\mu s \pm 5\%$ .

Table 5-8. The Atmel AT27C4096 intergrated product identification code

		Pins									
Codes	A0	015-08	07	06	O5	04	О3	02	01	00	Hex data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device type	1	0	1	1	1	1	0	1	0	0	00F4






## 6. Rapid programming algorithm

A 50 $\mu$ s  $\overline{\text{CE}}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 50 $\mu$ s  $\overline{\text{CE}}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 $\mu$ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.

Figure 6-1. Rapid programming algorithm



# 7. Ordering information

# Green Package (Pb/halide-free)

	I <sub>CC</sub> (mA)					
t <sub>ACC</sub> (ns)	Active	Standby	Atmel ordering code	Package	Lead finish	Operation range
55	40	0.1	AT27C4096-55JU	44J	Matte tin	Industrial (-40°C to 85°C)
90	40	0.1	AT27C4096-90JU AT27C4096-90PU	44J 40P6	Matte tin	Industrial (-40°C to 85°C)


	Package type			
44J	44J 44-lead, plastic, J-leaded chip carrier (PLCC)			
40P6	40-lead, 0.600" wide, plastic, dual inline package (PDIP)			






# 8. Packaging information


# 44J – PLCC




Atmel AT27C4096 ■

# 40P6 - PDIP







Notes: 1. This package conforms to JEDEC reference MS-011, variation AC

2. Dimensions D and E1 do not include mold flash or protrusion. mold flash or protrusion shall not exceed 0.25mm (0.010").

### COMMON DIMENSIONS (Unit of Measure = mm)

	-		-	
SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	4.826	
A1	0.381	_	_	
D	52.070	_	52.578	Note 2
Е	15.240	_	15.875	
E1	13.462	_	13.970	Note 2
В	0.356	-	0.559	
B1	1.041	_	1.651	
L	3.048	_	3.556	
С	0.203	_	0.381	
eB	15.494	-	17.526	
е	2.540 TYP			

09/28/01 REV.

AMEL P

Package drawing contact: packagedrawings@atmel.com

TITLE
40P6, 40-lead (0.600"/15.24mm wide) Plastic dual inline package (PDIP)

DRAWING NO. 40P6

В





# 9. Revision history

Doc. rev.	Date	Comments	
0311J	04/2011	Remove VSOP package	
		Add lead finish to ordering information	
03111	12/2007		



#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131 USA

**Tel:** (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG

**Tel:** (+852) 2245-6100 **Fax:** (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY

**Tel:** (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN

**Tel:** (+81) (3) 3523-3551 **Fax:** (+81) (3) 3523-7581

Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estopped or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMIS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LLABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR SATUTORY WARRANTY OF MERCHATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITIDE TO, THE IMPLIED WARRANTY OF MERCHATINGBLITY, FINDES FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, IN NO EVENT SHALL ATMEL BE LLABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.