AD8004—SPECIFICATIONS (@ $T_A = +25^{\circ}C$, $V_S = \pm 5 V$, $R_L = 100 \Omega$, unless otherwise noted.)

			D800		AI	D8004	S	
Parameter	Test Conditions/Comments	Min	Тур	Max	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE								
Bandwidth for 0.1 dB Flatness	G = +2		30			30		MHz
Slew Rate	G = +2 $G = +2$, $V_0 = 4$ V Step 3000							V/µs
	$G = -2, V_0 = 4 V Step$ $G = -2, V_0 = 4 V Step$		2000			2000		V/µs
Settling Time to 0.1%	$G = +2, V_0 = 2 V Step$		21			21		ns
Rise and Fall Time (10% to 90%)								ns
NOISE/HARMONIC PERFORMANCE								
Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, R_L = 1 \text{ k}\Omega$		-78			-78		dBc
Crosstalk, R Package, Worst Case	$f = 5 MHz, G = +2, R_L = 1 k\Omega$		-69					dB
Input Voltage Noise	f = 10 kHz		1.5			1.5		nV/√Hz
Input Current Noise	f = 10 kHz, +In		38			38		pA/√Hz
	–In		38			38		pA/√Hz
Differential Gain Error	NTSC, G = +2, R_L = 150 Ω , R_F = 1.21 k Ω		0.04			0.04		%
Differential Phase Error	NTSC, G = +2, R_L = 150 Ω , R_F = 1.21 k Ω		0.10			0.10		Degree
Differential Gain Error	NTSC, G = +2, $R_L = 1 k\Omega$, $R_F = 1.21 k\Omega$		0.01			0.01		%
Differential Phase Error	NTSC, G = +2, R_L = 1 k Ω , R_F = 1.21 k Ω		0.04			0.04		Degree
DC PERFORMANCE								
Input Offset Voltage			1.0	3.5		1.0	3.5	mV
	T_{MIN} to T_{MAX}		1.5	5		1.5	6	mV
Offset Drift			15			15		µV/°C
-Input Bias Current			±35	± 90		±35	± 90	μA
	T_{MIN} to T_{MAX}			± 110			± 120	μA
+Input Bias Current			± 40	± 110		± 40	± 110	μA
	T_{MIN} to T_{MAX}			± 120			±130	•
Open-Loop Transresistance	$V_0 = \pm 2.5 V$	170	290		170	290		kΩ
	T _{MIN} to T _{MAX}		220			220		kΩ
INPUT CHARACTERISTICS								
Input Resistance	+Input		2			2		MΩ
	–Input		50			50		Ω
Input Capacitance	+Input		1.5			1.5		pF
Input Common-Mode Voltage Range			3.2			3.2		±V
Common-Mode Rejection Ratio								
Offset Voltage	$V_{CM} = \pm 2.5 V$	52	58		52	58		dB
-Input Current	V_{CM} = ±2.5 V, T_{MIN} to T_{MAX}		1			1		μA/V
+Input Current	V_{CM} = ±2.5 V, T_{MIN} to T_{MAX}		12			12		μA/V
OUTPUT CHARACTERISTICS								
Output Voltage Swing	$R_L = 150 \Omega$		3.9			3.9		±V
Output Current			50			50		mA
Short Circuit Current		100	180		100	180		mA
POWER SUPPLY								
Operating Range		± 2.0		±6.0	±2.0		±6.0	V
Total Quiescent Current			14	17		14	17	mA
-	T _{MIN} to T _{MAX}		16	20		16	23	mA
Power Supply Rejection Ratio	$\Delta V_{\rm S} = \pm 2 {\rm V}$	56	62		56	62		dB
-Input Current	T_{MIN} to T_{MAX}		0.5			0.5		μA/V
+Input Current	T_{MIN} to T_{MAX}		4		1	4		μΑ/V

Specifications subject to change without notice.

SPECIFICATIONS (@ $T_A = +25^{\circ}C$, $V_S = +5 V$, $R_L = 100 \Omega$, unless otherwise noted.)

		A	D8004A			AD80048	6	
Parameter	Test Conditions/Comments	Min	Тур	Max	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE								
Bandwidth for 0.1 dB Flatness	G = +2		30			30		MHz
Slew Rate	$G = +2$, $V_0 = 2$ V Step		1100			1100		V/µs
Settling Time to 0.1%	$G = +2, V_0 = 2 V \text{ Step}$ $G = +2, V_0 = 2 V \text{ Step}$		24			24		ns
Rise and Fall Time (10%	$G = 12, v_0 = 2 v \text{ Step}$		21			21		115
to 90%)	$G = +2, V_0 = 2 V Step$		2.3			2.3		ns
,			2.5			2.5		115
NOISE/HARMONIC PERFORMANCE								
Total Harmonic Distortion Crosstalk, R Package,	$f_{\rm C} = 5 \text{ MHz}, V_{\rm O} = 2 \text{ V p-p}, R_{\rm L} = 1 \text{ k}\Omega$		-65			-65		dBc
Worst Case	$f = 5 \text{ MHz}, G = +2, R_L = 1 \text{ k}\Omega$		-69					dB
Input Voltage Noise	f = 10 kHz		1.5			1.5		nV/√Hz
Input Current Noise	f = 10 kHz, +In		38			38		pA/\sqrt{Hz}
input Guitent Noise			38			38		pA/\sqrt{Hz}
								-
Differential Gain Error	NTSC, G = +2, R_L = 150 Ω , R_F = 1.21 k Ω		0.06			0.06		%
Differential Phase Error	NTSC, G = +2, R_L = 150 Ω , R_F = 1.21 k Ω		0.25			0.25		Degree
Differential Gain Error	NTSC, G = +2, R_L = 1 k Ω , R_F = 1.21 k Ω		0.01			0.01		%
Differential Phase Error	NTSC, G = +2, R_L = 1 k Ω , R_F = 1.21 k Ω		0.08			0.08		Degree
DC PERFORMANCE								
Input Offset Voltage			1.0	2.5		1.0	2.5	mV
	T _{MIN} to T _{MAX}		1	3		1	4	mV
Offset Drift			15			15		µV/°C
-Input Bias Current			± 20	± 80		±20	± 80	μA
	T _{MIN} to T _{MAX}			± 100			± 110	μA
+Input Bias Current			±35	± 100		±35	± 100	μA
	T _{MIN} to T _{MAX}			±115			±125	μA
Open Loop Transresistance	$V_0 = +1.5 \text{ V to } +3.5 \text{ V}$	140	230		140	230		kΩ
	T_{MIN} to T_{MAX}		170			170		kΩ
INPUT CHARACTERISTICS								
Input Resistance	+Input		2			2		MΩ
input Resistance	-Input		2 50			2 50		Ω
Input Capacitance	+Input		1.5			1.5		pF
Input Common-Mode	imput		1.5			1.5		pr.
Voltage Range			3.2			3.2		v
Common-Mode Rejection Ratio			5.2			5.2		v
	$\mathbf{X} = 11 \mathbf{X} + 12 \mathbf{X}$	50	57		50	F7		цП
Offset Voltage	$V_{CM} = +1$ V to $+3$ V	52	57		52	57		dB
-Input Current	V_{CM} = +1 V to +3 V, T_{MIN} to T_{MAX}		2			2		μA/V
+Input Current	V_{CM} = +1 V to +3 V, T_{MIN} to T_{MAX}		15			15		μA/V
OUTPUT CHARACTERISTICS								
Output Voltage Swing	$R_L = 150 \Omega$		0.9 to 4.1			0.9 to 4.1		V
Output Current			50			50		mA
Short Circuit Current			95			95		mA
POWER SUPPLY								
Operating Range		0, +4		+12	0, +4		+12	v
Total Quiescent Current			13	14		13	14	mA
	T _{MIN} to T _{MAX}		14.5	15.5		14.5	17.5	mA
Power Supply Rejection Ratio	$\Delta V_{\rm S} = +1 \text{ V}, V_{\rm CM} = +2.5 \text{ V}$	56	62	1.).)	56	62		dB
-Input Current		50	02 1		50	02 1		μΑ/V
	T_{MIN} to T_{MAX}							
+Input Current	T_{MIN} to T_{MAX}		6			6		μA/V

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS^{1, 2}

Supply Voltage 12.6 V
Internal Power Dissipation Note 2
Input Voltage (Common Mode) $\ldots \pm V_S$
Differential Input Voltage ±2.5 V
Output Short Circuit Duration
Observe Power Derating Curves
Storage Temperature Range (R)65°C to +125°C
Operating Temperature Range
A Grade $\dots -40^{\circ}$ C to $+85^{\circ}$ C
S Grade
Lead Temperature Range (Soldering 10 sec) +300°C
NOTES
¹ Stresses above those listed under Absolute Maximum Ratings may cause perma-

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Specification is for device in free air:

14-Lead SOIC Package: $\theta_{JA} = 140^{\circ}C/W$, $\theta_{JC} = 30^{\circ}C/W$

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD8004ARZ-14	-40°C to +85°C	14-Lead SOIC	R-14
AD8004ARZ-14-REEL7	-40°C to +85°C	7" Tape and Reel	R-14
AD8004AR-EBZ		Evaluation Board	

 1 Z = RoHS Compliant Part.

CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8004 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.







Figure 3. Test Circuit; Gain = -2



MAXIMUM POWER DISSIPATION

period can result in device failure.


The maximum power that can be safely dissipated by the AD8004 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately +150°C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of +175°C for an extended

While the AD8004 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power ratings.


Figure 4. Test Circuit; Gain = -2

Downloaded from Arrow.com.


Typical Performance Characteristics-AD8004




TPC 1.¹ 100 mV Step Response; G = +2, $V_S = \pm 2.5$ V or ± 5 V



TPC 2.¹ Step Response; G = +2, $V_S = \pm 5 V$




TPC 3. Frequency Response; G = +1, +2, +10; $V_S = \pm 5 V$



TPC 4.1 100 mV Step Response; G = –2, V_S = ± 2.5 V or ± 5 V

1			١		4V	STE	· /		
1			l				1		
/							/		
							\parallel		
 ļ				7			 		
	RT	o ├──							
							6\	/ STE	P
00	0mV/	disc		7			E 10	o /din	
80	um v/	aiv					51	s/div	


TPC 5.¹ Step Response; G = -2, $V_S = \pm 5 V$




TPC 6.² Frequency Response; G = -1, -2, -10

 1 V_S = ±2.5 V operation is identical to V_S = +5 V single-supply operation.


² The N-14 package option is no longer available; the R-14 package performance may vary.




TPC 7. Large Signal Frequency Response; V_S = ± 5.0 V, G = +2, R_F = 604 Ω




TPC 8. Distortion vs. Frequency; $V_S = \pm 5 V$




TPC 9. Frequency Response and Flatness, G = +2




TPC 10. Large Signal Frequency Response; V_S = +5.0 V, G = +2, R_F = 604 Ω




TPC 11. Distortion vs. Frequency; $V_S = +5 V$




TPC 12. CMRR vs. Frequency; $V_S = \pm 5$ V or +5 V, $V_{IN} = 200$ mV rms, Other Sides Are Equal, RTO




TPC 13. Noise vs. Frequency, $V_S = +5 V \text{ or } \pm 5 V_S$




TPC 14. Output Impedance vs. Frequency




TPC 15. Open-Loop Voltage Gain and Phase




TPC 16. PSRR vs. Frequency



TPC 17. Crosstalk (Output to Output) vs. Frequency




TPC 18. Open-Loop Transimpedance Gain




TPC 19. Short-Term Settling Time

	-RL	= +2 = 1k							
	2V	STE	P		— R	EFE	REN	CE-	
		ERF 0.05	ROR %/div	,					
rmf	W	Ww	W ##	~^	~~	<i>.</i> ~~	v^	M	,^
		- D	UT-						
	400	mV/c	liv				2	μs	


TPC 20. Long-Term Settling Time





TPC 21. Differential Gain/Differential Phase



TPC 22. Output Voltage Swing vs. Load







TPC 24. Differential Gain/Phase, $R_L = 1 \ k\Omega$

THEORY OF OPERATION

The AD8004 is a member of a new family of high speed currentfeedback (CF) amplifiers offering new levels of bandwidth, distortion, and signal-swing capability vs. power. Its wide dynamic range capabilities are due to both a complementary high speed bipolar process and a new design architecture. The AD8004 is basically a two stage (Figure 30) rather than the conventional one stage design. Both stages feature the current-on-demand property associated with current feedback amplifiers. This gives an unprecedented ratio of quiescent current to dynamic performance. The important properties of slew rate and full power bandwidth benefit from this performance. In addition the second gain stage buffers the effects of load impedance, significantly reducing distortion.

A full discussion of this new amplifier architecture is available on the data sheet for the AD8011. This discussion only covers the basic principles of operation.

DC AND AC CHARACTERISTICS

As with traditional op amp circuits the dc closed-loop gain is defined as:

$$A_V = G = 1 + \frac{R_F}{R_N}$$
 noninverting operation
 $A_V = G = -\frac{R_F}{R_N}$ inverting operation

The more exact relationships that take into account open-loop gain errors are:

$$A_{V} = \frac{G}{1 + \frac{1 - G}{A_{O}(s)} + \frac{R_{F}}{T_{O}(s)}} \quad \text{for inverting (G is negative)}$$

$$A_{V} = \frac{G}{1 + \frac{G}{A_{O}(s)} + \frac{R_{F}}{T_{O}(s)}} \quad \text{for noninverting (G is positive)}$$

In these equations the open-loop voltage gain ($A_O(s)$) is common to both voltage and current-feedback amplifiers and is the ratio of output voltage to differential input voltage. The open-loop transimpedance gain ($T_O(s)$) is the ratio of output voltage to inverting input current and is applicable to current-feedback amplifiers. The open-loop voltage gain and open-loop transimpedance gain ($T_O(s)$) of the AD8004 are plotted vs. frequency in TPCs 15 and 18. These plots and the basic relationships can be used to predict the first order performance of the AD8004 over frequency. At low closed-loop gains the term ($R_F/T_O(s)$) dominates the frequency response characteristics. This gives the result that bandwidth is constant with gain, a familiar property of current feedback amplifiers.

An R_F of 1 k Ω has been chosen as the nominal value to give optimum frequency response with acceptable peaking at gains of +2/–1. As can be seen from the above relationships, at higher closed-loop gains reducing R_F has the effect of increasing closed-loop bandwidth. Table I gives optimum values for R_F and R_G for a variety of gains.




Figure 5. Simplified Block Diagram

DRIVING CAPACITIVE LOADS

The AD8004 was designed primarily to drive nonreactive loads. If driving loads with a capacitive component is desired, best settling response is obtained by the addition of a small series resistance as shown in Figure 6. The accompanying graph shows the optimum value for R_{SERIES} vs. capacitive load. It is worth noting that the frequency response of the circuit when driving large capacitive loads will be dominated by the passive roll-off of R_{SERIES} and C_{L} .




Figure 6. Driving Capacitive Load




Figure 7. Recommended R_{SERIES} vs. Capacitive Load for \leq 30 ns Settling to 0.1%

OPTIMIZING FLATNESS

The fine scale gain flatness and -3 dB bandwidth is affected by $R_{FEEDBACK}$ selection as is normal of current feedback amplifiers. With the exception of gain = +1, the AD8004 can be adjusted for either maximal flatness with modest closed-loop bandwidth or for mildly peaked-up frequency response with much more bandwidth. Figure 8 shows the effect of three evenly spaced R_F changes upon gain = +1 and gain = +2. Table I shows the recommended component values for achieving maximally flat frequency response as well as a faster slightly peaked-up frequency response.

Printed circuit board parasitics and device lead frame parasitics also control fine scale gain flatness. In the printed circuit board environment, parasitics such as extra capacitance caused by two parallel and vertical flat conductors on opposite PC board sides in the region of the summing junction will cause some bandwidth extension and/or increased peaking. In noninverting gains, the effect of extra capacitance on summing junctions is far more pronounced than with inverting gains. Figure 9 shows an example of this. Note that only 1 pF of added junction capacitance causes about a 70% bandwidth extension and additional peaking on a gain = +2. For an inverting gain = -2, 5 pF of additional summing junction capacitance caused a small 10% bandwidth extension.

Extra output capacitive loading also causes bandwidth extensions and peaking. The effect is more pronounced with less resistive loading from the next stage. Figure 10 shows the effect of direct output capacitive loads for gains of +2 and -2. For both gains C_{LOAD} was set to 10 pF or 0 pF (no extra capacitive loading). For each of the four traces in Figure 10 the resistive loads were 100 Ω . Figure 11 also shows capacitive loading effects with a lighter output resistive load. Note that even though bandwidth is extended 2×, the flatness dramatically suffers.




Figure 8. $R_{FEEDBACK}$ vs. Frequency Response, G = +1/+2




Figure 9. Frequency Response vs. Added Summing Junction Capacitance




Figure 10. Frequency Response vs. Capacitive Loading, $R_L = 100 \Omega$ Output




Figure 11. Flatness with 10 pF Capacitive Load

DRIVING A SINGLE-SUPPLY A/D CONVERTER

New CMOS A/D converters are placing greater demands on the amplifiers that drive them. Higher resolutions, faster conversion rates, and input switching irregularities require superior settling characteristics. In addition, these devices run off a single +5 V supply and consume little power, so good single-supply operation with low power consumption is very important. The AD8004 is well positioned for driving this new class of A/D converters.

Figure 12 shows a circuit that uses an AD8004 to drive an AD876, a single supply, 10-bit, 20 MSPS A/D converter that requires only 140 mW. Using the AD8004 for level shifting and driving, the A/D exhibits no degradation in performance compared to when it is driven from a signal generator.

The analog input of the AD876 spans 2 V centered at about 2.6 V. The resistor network and bias voltages provide the level shifting and gain required to convert the 0 V to 1 V input signal to a 3.6 V to 1.6 V range that the AD876 wants to see.

Biasing the noninverting input of the AD8004 at 1.6 V dc forces the inverting input to be at 1.6 V dc for linear operation of the amplifier. When the input is at 0 V, there is 3.2 mA flowing out of the summing junction via R1 (1.6 V/499 Ω). R3 has a current of 1.2 mA flowing into the summing junction (3.6 V – 1.6 V)/ 1.65 k Ω . The difference of these two currents (2 mA) must flow through R2. This current flows toward the summing junction and requires that the output be 2 V higher than the summing junction or at 3.6 V.

When the input is at 1 V, there is 1.2 mA flowing into the summing junction through R3 and 1.2 mA flowing out through R1. These currents balance and leave no current to flow through R2. Thus the output is at the same potential as the inverting input or 1.6 V.

The input of the AD876 has a series MOSFET switch that turns on and off at the sampling rate. This MOSFET is connected to a hold capacitor internal to the device. The on impedance of the MOSFET is about 50 Ω , while the hold capacitor is about 5 pF.

In a worst case condition, the input voltage to the AD876 will change by a full-scale value (2 V) in one sampling cycle. When the input MOSFET turns on, the output of the op amp will be connected to the charged hold capacitor through the series resistance of the MOSFET. Without any other series resistance, the instantaneous current that flows would be 40 mA. This would cause settling problems for the op amp.

The series 100 Ω resistor limits the current that flows instantaneously after the MOSFET turns on to about 13 mA. This resistor cannot be made too large or the high frequency performance will be affected.

The sampling MOSFET of the AD876 is closed for only half of each cycle or for 25 ns. Approximately seven time constants are required for settling to 10 bits. The series 100Ω resistor along with the 50 Ω on resistance and the hold capacitor, create a 750 ps time constant. These values leave a comfortable margin for settling. Obtaining the same results with the op amp A/D combination as compared to driving with a signal generator indicates that the op amp is settling fast enough.

Overall the AD8004 provides adequate buffering for the AD876 A/D converter without introducing distortion greater than that of the A/D converter by itself.




Figure 12. AD8004 Driving the AD876

LAYOUT CONSIDERATIONS

The specified high speed performance of the AD8004 requires careful attention to board layout and component selection. Table I shows the recommended component values for the AD8004 and Figures 14–16 show the layout for the AD8004 evaluation board (14-lead SOIC). Proper R_F design techniques and low parasitic component selection are mandatory.

The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance ground path. The ground plane should be removed from the area near the input pins to reduce stray capacitance.

Chip capacitors should be used for supply bypassing (see Figure 13). One end should be connected to the ground plane and the other within 1/8" of each power pin. An additional (4.7 μ F to 10 μ F) tantalum electrolytic capacitor should be connected in parallel.

The feedback resistor should be located close to the inverting input pin in order to keep the stray capacitance at this node to a minimum. Capacitance greater than 1 pF at the inverting input will significantly affect high speed performance when operating at low noninverting gains. An example of extra inverting input capacitance can be seen on the plot of Figure 10.

Stripline design techniques should be used for long signal traces (greater than about 1"). These should be designed with the proper system characteristic impedance and be properly terminated at each end.




Figure 13. Inverting and Noninverting Configurations


			Alternate		Alternate		Alternate		Alternate	
Gain	-10	-2	-2	-1	-1	+1	+1	+2	+2	+10
AD8004 (SOIC) PACKAGE TYPE										
$R_{\rm F}(\Omega)$	499	698	499	750	499	1.10 k	698	1.10 k	604	499
$R_{G}(\Omega)$	49.9	348	249	750	499			1.10 k	604	54.9
${\rm R_T}^2$ (Ω)	None	57.6	61.9	53.6	54.9	50	50	50	50	50
Small Signal BW @ ±5 V _S (MHz)	155	130	190	125	195	150	225	110	175	135
Peaking @ $\pm 5 V_S$	< 0.7 dB	< 0.1 dB	0.5 dB	None	0.4 dB	1.3 dB	1.8 dB	< 0.1 dB	0.5 dB	< 0.2 dB
0.1 dB Flatness @ ±5 V _S (MHz)		35		25				30		
Small Signal BW @ +5 V _S (MHz)	135	115	175	110	165	130	195	95	155	120

Table I. Recommended Component Values¹ and Typical Bandwidths

NOTES

¹Resistor values listed are standard 1% tolerance.

 ${}^{2}R_{T}$ chosen for 50 Ω characteristic input impedance.



NOTES:

1. R_T (INPUT TERMINATION RESISTOR) IS MOUNTED ON BOARD BOTTOMS.

2. RC (IN SERIES WITH INPUT) IS A SHORT ON AD8004.

Tr_C (in Series with in-0.1) IS A SHORT ON AD3004.
 BYPASS CHIP CAPACITORS ARE MOUNTED ON BOARD BOTTOM WITH 0.1µF BEING CLOSEST TO SUPPLY PINS.
 ON BOTH INVERTER BOARDS R_G, R_F AND R_{BT} ARE MOUNTED ON BOARD TOP.
 ON NONINVERTER DIP BOARDS, R_F AND R_{BT} ARE ON BOARD TOP WHILE R_G IS ON BOTTOM. ON NONINVERTER SOIC BOARD, R_{BT} IS ON TOP WHILE R_F AND R_G ARE ON BOARD BOTTOM.

Figure 14.¹ Evaluation Board Silkscreen (Top)

¹ The DIP package option is no longer available.




Figure 16.¹ Evaluation Board Layout (Bottom Side, Looking Through the Board)


¹ The DIP package option is no longer available.

OUTLINE DIMENSIONS

14-Lead Standard Small Outline Package [SOIC]

(**R-1**4)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

Location Pag
12/15—Data Sheet changed from REV. C to REV. D.
Deleted 14-Lead PDIP and 14-Lead CERDIP PackageUniversa
Changes to ORDERING GUIDE
3/03—Data Sheet changed from REV. B to REV. C.
Updated format
Added CERDIP (Q) Package
Added text to GENERAL DESCRIPTION
Changes to SPECIFICATIONS
Changes to ABSOLUTE MAXIMUM RATINGS
Changes to ORDERING GUIDE
Edited MAXIMUM POWER DISSIPATION section
Deleted Figure 3
Edited Y axis of TPC 13
Edited OPTIMIZING FLATNESS section
Edits to Figure 13
Changes to Table I
Updated OUTLINE DIMENSIONS