AD573—SPECIFICATIONS (@ $T_A = +25^{\circ}C$, $V_+ = +5 V$, $V_- = -12 V$ or -15 V, all voltages measured with respect to digital common, unless otherwise noted.)

| | | AD573J | | | AD573K | | | AD573S | | |
|---|---------|-------------|--------------------|---------------|-------------|---------------|---------------|-------------|--------------------|----------|
| Model | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Units |
| RESOLUTION | | 10 | | | 10 | | | 10 | | Bits |
| RELATIVE ACCURACY ¹ | | | ±1 | | | ±1/2 | | | ±1 | LSB |
| $T_A = T_{MIN}$ to T_{MAX} | | | ±1 | | | ±1/2 | | | ±1 | LSB |
| FULL-SCALE CALIBRATION ² | | ± 2 | | | ± 2 | | | | ±2 | LSB |
| UNIPOLAR OFFSET | | | ±1 | | | ±1/2 | | | ±1 | LSB |
| BIPOLAR OFFSET | | | ±1 | | | ±1/2 | | | ±1 | LSB |
| DIFFERENTIAL NONLINEARITY ³ | 10 | | | 10 | | | 10 | | | Bits |
| $T_A = T_{MIN}$ to T_{MAX} | 9 | | | 10 | | | 10 | | | Bits |
| TEMPERATURE RANGE | 0 | | +70 | 0 | | +70 | -55 | | +125 | °C |
| TEMPERATURE COEFFICIENTS ⁴ | | | | | | | | | | |
| Unipolar Offset | | | ±2 | | | ±1 | | | ±2 | LSB |
| Bipolar Offset | | | ± 2 | | | ±1 | | | ±2 | LSB |
| Full-Scale Calibration ² | | | ±4 | | | ±2 | | | ±8 | LSB |
| POWER SUPPLY REJECTION | | | | | | | | | | |
| Positive Supply | | | | | | | | | | TOP |
| $+4.5 \text{ V} \le \text{V} + \le +5.5 \text{ V}$ | | | ± 2 | | | ±1 | | | ± 2 | LSB |
| Negative Supply $-15.75 \text{ V} \le \text{V} - \le -14.25 \text{ V}$ | | | ±2 | | | ±1 | | | ±2 | LSB |
| $-12.6 \text{ V} \le \text{V} - \le -11.4 \text{ V}$ | | | ± 2 ± 2 | | | ±1 | | | ± 2 ± 2 | LSB |
| ANALOG INPUT IMPEDANCE | 3.0 | 5.0 | 7.0 | 3.0 | 5.0 | 7.0 | 3.0 | 5.0 | 7.0 | kΩ |
| ANALOG INPUT RANGES | 5.0 | 5.0 | 1.0 | 5.0 | 5.0 | 1.0 | 5.0 | 5.0 | 7.0 | R32 |
| Unipolar | 0 | | +10 | 0 | | +10 | 0 | | +10 | v |
| Bipolar | -5 | | +5 | -5 | | +5 | -5 | | +5 | v |
| OUTPUT CODING | | | - | | | - | - | | | |
| Unipolar | Positiv | e True Bina | arv | Positive | True Bina | irv | Positive | e True Bina | arv | |
| Bipolar | | e True Offs | | | True Offs | | | e True Offs | | |
| LOGIC OUTPUT | | | | | | | | | | |
| Output Sink Current | | | | | | | | | | |
| $(V_{OUT} = 0.4 \text{ V max}, T_{MIN} \text{ to } T_{MAX})$ | 3.2 | | | 3.2 | | | 3.2 | | | mA |
| Output Source Current ⁵ | | | | | | | | | | |
| $(V_{OUT} = 2.4 \text{ V min}, T_{MIN} \text{ to } T_{MAX})$ | 0.5 | | | 0.5 | | | 0.5 | | | mA |
| Output Leakage | | | ±40 | | | ±40 | | | ±40 | μA |
| LOGIC INPUTS | | | | | | | | | | |
| Input Current | | | ±100 | | | ±100 | | | ±100 | μA |
| Logic "1" | 2.0 | | 0.0 | 2.0 | | 0.0 | 2.0 | | 0.0 | V |
| Logic "0" | | | 0.8 | | | 0.8 | | | 0.8 | V |
| CONVERSION TIME | 10 | 20 | 20 | 10 | 20 | 20 | 10 | 20 | 20 | |
| $T_A = T_{MIN}$ to T_{MAX} | 10 | 20 | 30 | 10 | 20 | 30 | 10 | 20 | 30 | μs |
| POWER SUPPLY | | 5.0 | 17.0 | 1.4.7 | 15.0 | 15.0 | | 15.0 | 17.0 | |
| V+ V- | +4.5 | 5.0 -15 | +7.0 -16.5 | +4.5 +11.4 | +5.0 -15 | +7.0 -16.5 | +4.5 -11.4 | +5.0 -15 | +7.0 -16.5 | |
| DPERATING CURRENT | -11.4 | -15 | -10.5 | 111.4 | -15 | -10.5 | -11.4 | -15 | -10.5 | + • |
| V+ | | 15 | 20 | | 15 | 20 | | 15 | 20 | mA |
| | 1 | 1.7 | <i>2</i> 0 | | 1.7 | 40 | | 1.7 | <i>40</i> | 1 1111 7 |

NOTES

¹Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device. ²Full-scale calibration is guaranteed trimmable to zero with an external 50 Ω potentiometer in place of the 15 Ω fixed resistor. Full scale is defined as 10 volts minus 1 LSB, or 9.990 volts.

³Defined as the resolution for which no missing codes will occur.

⁴Change from +25°C value from +25°C to T_{MIN} or T_{MAX} .

⁵The data output lines have active pull-ups to source 0.5 mA. The $\overline{\text{DATA}}$ READY line is open collector with a nominal 6 k Ω internal pull-up resistor.

Specifications subject to change without notice.

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS

| V+ to Digital Common 0 V to + | 7 V |
|---|-----|
| V- to Digital Common 0 V to -16. | 5 V |
| Analog Common to Digital Common $\dots \dots \dots \pm$ | 1 V |
| Analog Input to Analog Common ±1 | 5 V |
| Control Inputs0 V to | V+ |
| Digital Outputs (High Impedance State)0 V to | V+ |
| Power Dissipation | nW |

FUNCTIONAL DESCRIPTION

A block diagram of the AD573 is shown in Figure 1. The positive CONVERT pulse must be at least 500 ns wide. $\overline{\text{DR}}$ goes high within 1.5 µs after the leading edge of the convert pulse indicating that the internal logic has been reset. The negative edge of the CONVERT pulse initiates the conversion. The internal 10-bit current output DAC is sequenced by the integrated injection logic (I²L) successive approximation register (SAR) from its most significant bit to least significant bit to provide an output current which accurately balances the input signal current through the 5 k Ω resistor. The comparator determines whether the addition of each successively weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is more, the bit is turned off. After testing all bits, the SAR contains a 10-bit binary code which accurately represents the input signal to within 1/2 LSB (0.05% of full scale).

The SAR drives \overline{DR} low to indicate that the conversion is complete and that the data is available to the output buffers. \overline{HBE} and \overline{LBE} can then be activated to enable the upper 8-bit and lower 2-bit buffers as desired. \overline{HBE} and \overline{LBE} should be brought high prior to the next conversion to place the output buffers in the high impedance state.

The temperature compensated buried Zener reference provides the primary voltage reference to the DAC and ensures excellent stability with both time and temperature. The bipolar offset input controls a switch which allows the positive bipolar offset current (exactly equal to the value of the MSB less 1/2 LSB) to be injected into the summing (+) node of the comparator to offset the DAC output. Thus the nominal 0 V to +10 V unipolar input range becomes a -5 V to +5 V range. The 5 k Ω thin-film input resistor is trimmed so that with a full-scale input signal, an input current will be generated which exactly matches the DAC output with all bits on.




Figure 1. Functional Block Diagram

UNIPOLAR CONNECTION

The AD573 contains all the active components required to perform a complete A/D conversion. Thus, for many applications, all that is necessary is connection of the power supplies (+5 V and -12 V to -15 V), the analog input and the convert pulse. However, there are some features and special connections which should be considered for achieving optimum performance. The functional pinout is shown in Figure 2.

The standard unipolar 0 V to +10 V range is obtained by shorting the bipolar offset control pin (Pin 16) to digital common (Pin 17).

AD573




Figure 2. AD573 Pin Connections

Full-Scale Calibration

The 5 k Ω thin-film input resistor is laser trimmed to produce a current which matches the full-scale current of the internal DAC-plus about 0.3%-when an analog input voltage of 9.990 volts (10 volts - 1 LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full-scale input voltage can be trimmed down to match the DAC full-scale current as precisely as desired. However, for many applications the nominal 9.99 volt full scale can be achieved to sufficient accuracy by simply inserting a 15 Ω resistor in series with the analog input to Pin 14. Typical full-scale calibration error will then be within ± 2 LSB or $\pm 0.2\%$. If more precise calibration is desired, a 50 Ω trimmer should be used instead. Set the analog input at 9.990 volts, and set the trimmer so that the output code is just at the transition between 11111111 10 and 11111111 11. Each LSB will then have a weight of 9.766 mV. If a nominal full scale of 10.24 volts is desired (which makes the LSB have a weight of exactly 10.00 mV), a 100 Ω resistor and a 100 Ω trimmer (or a 200 Ω trimmer with good resolution) should be used. Of course, larger full-scale ranges can be arranged by using a larger input resistor, but linearity and full-scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of 5 k Ω . Figure 3 illustrates the connections required for full-scale calibration.




Figure 3. Standard AD573 Connections

Unipolar Offset Calibration

Since the Unipolar Offset is less than ± 1 LSB for all versions of the AD573, most applications will not require trimming. Figure 4 illustrates two trimming methods which can be used if greater accuracy is necessary.

Figure 4a shows how the converter zero may be offset by up to ± 3 bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode.




Figure 5 shows the nominal transfer curve near zero for an AD573 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics.




Figure 5. AD573 Transfer Curve—Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights ~ 9.766 mV)

This offset can easily be accomplished as shown in Figure 4b. At balance (after a conversion) approximately 2 mA flows into the Analog Common terminal. A 2.7 Ω resistor in series with this terminal will result in approximately the desired 1/2 bit offset of the transfer characteristics. The nominal 2 mA Analog Common current is not closely controlled in manufacture. If high accuracy is required, a 5 Ω potentiometer (connected as a rheostat) can be used as R1. Additional negative offset range may be obtained by using larger values of R1. Of course, if the zero transition point is changed, the full-scale transition point will also move. Thus, if an offset of 1/2 LSB is introduced, full-scale trimming as described on the previous page should be done with an analog input of 9.985 volts.

NOTE: During a conversion, transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle appropriately during a conversion. Capacitive decoupling will "pump up" and fail to settle resulting in conversion errors. Power supply decoupling, which returns to analog signal common, should go to the signal input side of the resistive offset network.

BIPOLAR CONNECTION

To obtain the bipolar -5 V to +5 V range with an offset binary output code, the bipolar offset control pin is left open.

A -5.000 volt signal will give a 10-bit code of 00000000 00; an input of 0.000 volts results in an output code of 10000000 00 and +4.99 volts at the input yields the 11111111 11 code. The nominal transfer curve is shown in Figure 6.




Figure 6. AD573 Transfer Curve— Bipolar Operation

Note that in the bipolar mode, the code transitions are offset 1/2 LSB such that an input voltage of 0 volts ± 5 mV yields the code representing zero (10000000 00). Each output code is then *centered* on its nominal input voltage.

Full-Scale Calibration

Full-Scale Calibration is accomplished in the same manner as in unipolar operation except the full scale input voltage is +4.985 volts.

Negative Full-Scale Calibration

The circuit in Figure 4a can also be used in bipolar operation to offset the input voltage (nominally -5 V) which results in the 00000000 00 code. R2 should be omitted to obtain a symmetrical range.

The bipolar offset control input is not directly TTL compatible but a TTL interface for logic control can be constructed as shown in Figure 7.




Figure 7. Bipolar Offset Controlled by Logic Gate Gate Output = 1 Unipolar 0–10 V Input Range Gate Output = 0 Bipolar ±5 V Input Range

SAMPLE-HOLD AMPLIFIER CONNECTION TO THE AD573

Many situations in high speed acquisition systems or digitizing rapidly changing signals require a sample-hold amplifier (SHA) in front of the A/D converter. The SHA can acquire and hold a signal faster than the converter can perform a conversion. A SHA can also be used to accurately define the exact point in time at which the signal is sampled. For the AD573, a SHA can also serve as a high input impedance buffer.

Figure 8 shows the AD573 connected to the AD582 monolithic SHA for high speed signal acquisition. In this configuration, the AD582 will acquire a 10 volt signal in less than 10 μ s with a droop rate less than 100 μ V/ms.




Figure 8. Sample-Hold Interface to the AD573

 $\overline{\text{DR}}$ goes high after the conversion is initiated to indicate that reset of the SAR is complete. In Figure 8 it is also used to put the AD582 into the hold mode while the AD573 begins its conversion cycle. (The AD582 settles to final value well in advance of the first comparator decision inside the AD573).

 $\overline{\text{DR}}$ goes low when the conversion is complete placing the AD582 back in the sample mode. Configured as shown in Figure 8, the next conversion can be initiated after a 10 µs delay to allow for signal acquisition by the AD582.

Observe carefully the ground, supply, and bypass capacitor connections between the two devices. This will minimize ground noise and interference during the conversion cycle.

GROUNDING CONSIDERATIONS

The AD573 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as $\pm 200 \text{ mV}$ of common-mode voltage between the two commons. This permits more flexible control of system common bussing and digital and analog returns.

In normal operation, the Analog Common terminal may generate transient currents of up to 2 mA during a conversion. In addition a static current of about 2 mA will flow into Analog Common in the unipolar mode after a conversion is complete. The Analog Common current will be modulated by the variations in input signal.

The absolute maximum voltage rating between the two commons is ± 1 volt. It is recommended that a parallel pair of back-to-back protection diodes be connected between the commons if they are not connected locally.

AD573

CONTROL AND TIMING OF THE AD573

The operation of the AD573 is controlled by three inputs: $\overline{\text{CONVERT}}$, $\overline{\text{HBE}}$ and $\overline{\text{LBE}}$.

Starting a Conversion

The conversion cycle is initiated by a positive going CONVERT pulse at least 500 ns wide. The rising edge of this pulse resets the internal logic, clears the result of the previous conversion, and sets \overline{DR} high. The falling edge of CONVERT begins the conversion cycle. When conversion is completed \overline{DR} returns low. During the conversion cycle, \overline{HBE} and \overline{LBE} should be held high. If \overline{HBE} or \overline{LBE} goes low during a conversion, the data output buffers will be enabled and intermediate conversion results will be present on the data output pins. This may cause bus conflicts if other devices in a system are trying to use the bus.




Figure 9. Convert Timing

Reading the Data

The three-state data output buffers are enabled by $\overline{\text{HBE}}$ and $\overline{\text{LBE}}$. Access time of these buffers is typically 150 ns (250 maximum). The data outputs remain valid until 50 ns after the enable signal returns high, and are completely into the high impedance state 100 ns later.




Figure 10. Read Timing

TIMING SPECIFICATIONS (All grades, $T_A = T_{MIN} - T_{MAX}$)

| Parameter | Symbol | Min | Тур | Max | Units |
|---|------------------|-----|-----|-----|-------|
| CONVERT Pulse Width | t _{CS} | 500 | _ | _ | ns |
| $\overline{\text{DR}}$ Delay from CONVERT | t _{DSC} | - | 1 | 1.5 | μs |
| Conversion Time | t _C | 10 | 20 | 30 | μs |
| Data Access Time | t _{DD} | 0 | 150 | 250 | ns |
| Data Valid after HBE/LBE | | | | | |
| High | t _{HD} | 50 | - | _ | ns |
| Output Float Delay | t _{HL} | - | 100 | 200 | ns |

MICROPROCESSOR INTERFACE CONSIDERATIONS— GENERAL

When an analog-to-digital converter like the AD573 is interfaced to a microprocessor, several details of the interface must be considered. First, a signal to start the converter must be generated; then an appropriate delay period must be allowed to pass before valid conversion data may be read. In most applications, the AD573 can interface to a microprocessor system with little or no external logic.

The most popular control signal configuration consists of decoding the address assigned to the AD573, then gating this signal with the system's WR signal to generate the CONVERT pulse, and gating it with RD to enable the output buffers. The use of a memory address and memory WR and RD signals denotes "memory-mapped" I/O interfacing, while the use of a separate I/O address space denotes "isolated I/O" interfacing. In 8-bit bus systems, the 10-bit AD573 will occupy two locations when data is to be read; therefore, two (usually consecutive) addresses must be decoded. One of the addresses can also be used as the address which produces the CONVERT signal during WR operations.

Figure 11 shows a generalized diagram of the control logic for an AD573 interfaced to an 8-bit data bus, where two addresses (ADC ADDR and ADC ADDR + 1) have been decoded. ADC ADDR starts the converter when written to (the actual data being written to the converter does not matter) and contains the high byte data during read operations. ADC ADDR + 1 performs no function during write operations, but contains the low byte data during read operations.






Figure 11. General AD573 Interface to 8-Bit Microprocessor

In systems where this read-write interface is used, at least 30 microseconds (the maximum conversion time) must be allowed to pass between starting a conversion and reading the results. This delay or "timeout" period can be implemented in a short software routine such as a countdown loop, enough dummy instructions to consume 30 microseconds, or enough actual useful instructions to consume the required time. In tightly-timed systems, the \overline{DR} line may be read through an external three-state buffer to determine precisely when a conversion is complete. Higher speed systems may choose to use \overline{DR} to signal an interrupt to the processor at the end of a conversion.





CONVERT Pulse Generation

The AD573 is tested with a CONVERT pulse width of 500 ns and will typically operate with a pulse as short as 300 ns. However, some microprocessors produce active WR pulses which are shorter than this. Either of the circuits shown in Figure 13 can be used to generate an adequate CONVERT pulse for the AD573.

In both circuits, the short low going WR pulse sets the CONVERT line high through a flip-flop. The rising edge of \overline{DR} (which signifies that the internal logic has been reset) resets the flip-flop and brings CONVERT low, which starts the conversion.

Note that t_{DSC} is slightly longer when the result of the previous conversion contains a Logic 1 on the LSB. This means that the actual CONVERT pulse generated by the circuits in Figure 13 will vary slightly in width.




Figure 13a. Using 74LS00 Figure 13b. Using 1/2 74LS74

Output Data Format

The AD573 output data is presented in a left justified format. The 8 MSBs (DB9–DB2, Pins 10 through 3) are enabled by $\overline{\text{HBE}}$ (Pin 20) and the 2 LSBs (DB1, DB0—Pins 2 and 1) are enabled by $\overline{\text{LBE}}$ (Pin 19). This allows simple interface to 8-bit system buses by overlapping the 2 MSBs and the 2 LSBs. The organization of the data is shown in Figure 14.

When the least significant bits are read ($\overline{\text{LBE}}$ brought low), the six remaining bits of the byte will contain meaningless data. These unwanted bits can be masked by logically ANDing the byte with 11000000 (C0 hex), which forces the 6 lower bits to Logic 0 while preserving the two most significant bits of the byte.

Note that it is not possible to reconfigure the AD573 for right justified data.




Figure 14. AD573 Output Data Format

In systems where all 10 bits are desired at the same time, $\overline{\text{HBE}}$ and $\overline{\text{LBE}}$ may be tied together. This is useful in interfacing to 16-bit bus systems. The resulting 10-bit word can then be placed at the high end of the 16-bit bus for left justification or at the low end for right justification.

It is also possible to use the AD573 in a "stand-alone" mode, where the output data buffers are automatically enabled at the end of a conversion cycle. In this mode, the \overline{DR} output is wired to the \overline{HBE} and \overline{LBE} inputs. The outputs thus are forced into the high impedance state during the conversion period, and valid data becomes available approximately 500 ns after the \overline{DR} signal goes low at the end of the conversion. The 500 ns delay allows propagation of the least significant bit through the internal logic.

REV. B

Downloaded from Arrow.com.

This mode is particularly useful for bench-testing of the AD573, and in applications where dedicated I/O ports of peripheral interface adapter chips are available.




Figure 15. AD573 in "Stand-Alone" Mode (Output Data Valid 500 ns After DR Goes Low)

Apple II Microcomputer Interface

The AD573 can provide a flexible, low cost analog interface for the popular Apple II microcomputer. The Apple II, based on a 1 MHz 6502 microprocessor, meets all timing requirements for the AD573. Only a few TTL gates are required to decode the signals available on the Apple II's peripheral connector. The recommended connections are shown in Figure 16.




Figure 16. AD573 Interface to Apple II

The BASIC routine listed here will operate the AD573 circuit shown in Figure 16. The conversion is started by POKEing to the location which contains the AD573. The relatively slow execution speed of BASIC eliminates the need for a delay routine between starting and reading the converter. This routine assumes that the AD573 is connected for a ± 5 volt input range. Variable I represents the integer value (from 0 to 1023) read from the AD573. Variable V represents the actual value of the input signal (in volts).

100 PRINT "WHICH SLOT IS THE A/D IN";:INPUT S

- 110 A=49280 + 16*S
- 120 POKE A,0
- 130 L=PEEK(A) :H=PEEK(A+1)
- 140 I = $(4 \star H)$ + INT(L/64)
- 150 V=(I/1024)*10-5
- 160 PRINT "THE INPUT SIGNAL IS";V;"VOLTS."

AD573

It is also possible to write a faster-executing assembly-language routine to control the AD573. Such a routine will require a delay between starting and reading the converter. This can be easily implemented by calling the Apple's WAIT subroutine (which resides at location \$FCA8) after loading the accumulator with a number greater than or equal to two.

8085-Series Microprocessor Interface

The AD573 can also be used with 8085-series microprocessors. These processors use separate control signals for RD and WR, as opposed to the single R/\overline{W} control signal used in the 6800/ 6500 series processors.

There are two constraints related to operation of the AD573 with 8085-series processors. The first problem is the width of the CONVERT pulse. The circuit shown in Figure 17 (essentially the same as that shown in Figure 13) will produce a wide enough CONVERT pulse when the 8085 is running at 5 MHz. For 8085 systems running at slower clock rates (3 MHz), the flip-flop-based circuit can be eliminated since the \overline{WR} pulse will be approximately 500 ns wide.

The other consideration is the access time of the AD573's threestate output data buffers, which is 250 ns maximum. It may be necessary to insert wait states during RD operations from the AD573. This will not be a problem in systems using memories with comparable access times, since wait states will have already been provided in the basic system design.





Figure 17. AD573–8085A Interface Connections

The following assembly-language subroutine can be used to control an AD573 residing at memory locations $3000_{\rm H}$ and $3001_{\rm H}$. The 10 bits of data are returned (left-justified) in the DE register pair.


| ADC: | LXI H, 3000 | ; LOAD HL WITH AD573 ADDRESS |
|-------|-------------|------------------------------|
| | MOV M, A | ; START CONVERSION |
| | MVI B, 06 | ; LOAD DELAY PERIOD |
| LOOP: | DCR B | ; DELAY LOOP |
| | JNZ LOOP | ; |
| | MOV A, M | ; READ LOW BYTE |
| | ANI C0 | ; MASK LOWER 6 BITS |
| | MOV E, A | ; STORE CLEAN LOW BYTE IN E |
| | INR L | ; LOAD HIGH BYTE ADDRESS |
| | MOV D, M | ; MOVE HIGH BYTE TO D |
| | RET | ; EXIT |
| | | |

OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 18. 20-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] (D-20) Dimensions shown in inches and (millimeters)




CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

070706-A

Figure 19. 20-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-20)

Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

> Figure 20. 20-Lead Plastic Leaded Chip Carrier [PLCC] (P-20) Dimensions shown in inches and (millimeters)

ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Package Option |
|--------------------|-------------------|--|----------------|
| 5962-8850501RA | –55°C to +125°C | 20-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-20 |
| AD573JD | 0°C to +70°C | 20-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-20 |
| AD573JN | 0°C to +70°C | 20-Lead Plastic Dual In-Line Package [PDIP] | N-20 |
| AD573JNZ | 0°C to +70°C | 20-Lead Plastic Dual In-Line Package [PDIP] | N-20 |
| AD573JP | 0°C to +70°C | 20-Lead Plastic Leaded Chip Carrier [PLCC] | P-20 |
| AD573JPZ | 0°C to +70°C | 20-Lead Plastic Leaded Chip Carrier [PLCC] | P-20 |
| AD573KD | 0°C to +70°C | 20-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-20 |
| AD573KNZ | 0°C to +70°C | 20-Lead Plastic Dual In-Line Package [PDIP] | N-20 |
| AD573SD | –55°C to +125°C | 20-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-20 |
| AD573SD/883B | –55°C to +125°C | 20-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-20 |

 1 Z = RoHS Compliant Part.

REVISION HISTORY

4/12-Rev. A to Rev. B

| Changes to Temperature Coefficients Full-Scale Calibration | |
|--|---|
| Parameter | 2 |
| Updated Outline Dimensions | 9 |
| Moved Ordering Guide; Added Revision History Section | 9 |

©2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10740-0-4/12(B)



www.analog.com