## **Ordering Information**

	Option				IEC/EN/DIN EN	
Part Number	(RoHS Compliant)	Package	Surface Mount	Tape & Reel	60747-5-5	Quantity
ACPL-302J	-000E	SO-16	Х		Х	45 per tube
ACPL-302J	-500E		Х	Х	Х	850 per reel


To order, choose a part number from the Part Number column and combine with the desired option from the Option column to form an order entry.

### **Example:**

ACPL-302J-500E to order product of SO-16 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval that is RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

# Package Outline Drawing (16-Lead Surface Mount)



# **Recommended Lead-free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

Non-halide flux should be used.

# **Product Overview Description**

The ACPL-302J (shown in Figure 1) is a highly integrated power control device that incorporates all the necessary components for a complete, isolated IGBT gate drive circuit. It features a flyback controller for isolated DC-DC converter, a high current gate driver, Miller current clamping, IGBT desaturation, Under-Voltage Lock-Out (UVLO) protection, and feedback in a SO-16 package. Direct LED input allows flexible logic configuration and differential current mode driving with low input impedance, greatly increases its noise immunity.

# Package Pin Out




Figure 2. Pinout of ACPL-302J

## **Pin Description**

Pin Name	Function	Pin Name	Function
V <sub>EE1</sub>	Input IC common	V <sub>EE2</sub>	Output IC common and negative power supply reference to IGBT Emitter
SW	Switch Output to Primary Winding	LED2+	No connection, for testing only
V <sub>CC1</sub>	Input power supply	DESAT	Desat overcurrent sensing
COMP	Compensation network for Flyback Controller	VE	IGBT emitter reference
/UVLO	V <sub>CC2</sub> under voltage lock out feedback	V <sub>CC2</sub>	Positive power supply
/FAULT	Overcurrent fault feedback	Vo	Driver output to IGBT gate
AN	Input LED anode	SSD/CLAMP	Soft shutdown sensing/Miller current clamping output. (For proper functionality, this pin must be connected to the gate of the IGBT directly or through a current buffer.)
CA	Input LED cathode	V <sub>EE2</sub>	Negative power supply

# **Typical Application/Operation**

#### **Introduction to Fault Detection and Protection**

The power stage of a typical three-phase inverter is susceptible to several types of failures, most of which are potentially destructive to the power IGBTs. These failure modes can be grouped into four basic categories: phase or rail supply short circuits due to user misconnect or bad wiring; control signal failures due to noise or computational errors; overload conditions induced by the load; and component failures in the gate drive circuitry. Under any of these fault conditions, the current through the IGBTs can increase rapidly, causing excessive power dissipation and heating. The IGBTs become damaged when the current load approaches the saturation current of the device, and the collector-to-emitter voltage rises above the saturation voltage level. The drastically increased power dissipation very quickly overheats the power device and destroys it. To prevent damage to the drive, fault protection must be implemented to reduce or turn off the overcurrent during a fault condition.

A circuit providing fast local fault detection and shutdown is an ideal solution, but the number of required components, board space consumed, cost, and complexity have until now limited its use to high performance drives. The features that this circuit must have are high speed, low cost, low resolution, low power dissipation, and small size.

The ACPL-302J satisfies these criteria by combining a high speed, high output current driver, high voltage optical isolation between the input and output, local IGBT desaturation detection and shutdown, and optically isolated fault and UVLO status feedback signal into a single 16-pin surface mount package.

The fault detection method, which the ACPL-302J has adopted, is to monitor the saturation (collector) voltage of the IGBT and to trigger a local fault shutdown sequence if the collector voltage exceeds a predetermined threshold. A small gate discharge device slowly reduces the high short circuit IGBT current to prevent damaging voltage spikes. Before the dissipated energy can reach destructive levels, the IGBT is shut off. During the off-state of the IGBT, the fault detect circuitry is simply disabled to prevent false 'fault' signals. The alternative protection scheme of measuring IGBT current to prevent desaturation is effective if the short circuit capability of the power device is known, but this method will fail if the gate drive voltage decreases enough to only partially turn on the IGBT. By directly measuring the collector voltage, the ACPL-302J limits the power dissipation in the IGBT, even with insufficient gate drive voltage. Another more subtle advantage of the desaturation detection method is that power dissipation in the IGBT is monitored, while the current sense method relies on a preset current threshold to predict the safe limit of operation. Therefore, an overly- conservative overcurrent threshold is not needed to protect the IGBT.

### **Recommended Application Circuit**

The ACPL-302J has non-inverting gate control inputs, an open drain fault, and UVLO outputs suitable for wired 'OR' applications.

The recommended application circuit shown in Figure 3 illustrates a typical gate drive implementation using the ACPL-302J.

The two supply bypass capacitors (1  $\mu$ F) provide the large transient currents necessary during a switching transition. The Desat diode and 220 pF blanking capacitor are the necessary external components for the fault detection circuitry. The gate resistor (10  $\Omega$ ) serves to limit gate charge current and indirectly controls the IGBT collector voltage rise and fall times. The open collector fault and UVLO outputs have a passive 10 k $\Omega$  pull-up resistor and a 330 pF filtering capacitor.




Figure 3. Typical gate drive circuits with Desat current sensing using ACPL-302J Note. Component value subject to change with varying application requirements

# **Operation of Integrated Flyback Controller**

The primary control block implements direct duty cycle control logics for line and load regulation. Primary winding currents are sensed and limited to prevent transformer short circuit failure from damaging the primary switch. Secondary output voltage V<sub>CC2</sub> is also sensed and fed back to the primary control circuits. V<sub>CC2</sub> over voltage can be detected and the primary switch is turned off to protect secondary overvoltage failure. The maximum PWM duty cycle is designed to be around 55% to ensure discontinuous operation mode under a high load condition. For a complete isolated DC-DC converter, connect a discrete transformer to ACPL-302J, as in Figure 3. Keep the LED off when you are powering up V<sub>CC1</sub>. To ensure proper operation of the DC-DC converter, a fast V<sub>CC1</sub> rise time ( $\leq$ 5 ms) is preferred for a soft start function to control the inrush current.

The average PWM switching frequency of the primary switch (SW) is dithered typically in a range of  $\pm 6\%$ . This frequency dithering feature helps to achieve better EMI performance by spreading the switching and its harmonics over a wider band.

## **Reference DC/DC circuit**

Figure 3 shows a reference circuit for DC/DC flyback conversion including the compensation network at pin 4, COMP.

This compensation network is referenced to a nominal transformer of  $L_p = 60 \ \mu$ H,  $L_s = 260 \ \mu$ H.

For  $V_{CC1} = 8$  V to 18 V, this circuit will nominally support a secondary-side load of up to 60 mA (including  $I_{CC2}$ ) at the regulated  $V_{CC2}$  voltage. For  $V_{CC1} = 6$  V to 8V, the supported load will be up to 40 mA.

Users must further characterize the DC/DC flyback conversion across their target operating conditions and chosen components to ensure that the required load can be supported.

# **DESAT Fault Detection Blanking Time**


After the IGBT is turned on, the DESAT fault detection circuitry must remain disabled for a short time period to allow the collector voltage to fall below the DESAT threshold. This time period, called the total DESAT blanking time, is controlled by the both internal DESAT blanking time t<sub>DESAT(BLANKING)</sub> and external blanking time, determined by the internal charge current, the DESAT voltage threshold, and the external DESAT capacitor.

The total blanking time is calculated in terms of internal blanking time (t<sub>DESAT(BLANKING)</sub>), external capacitance (C<sub>BLANK</sub>), FAULT threshold voltage (V<sub>DESAT</sub>), and DESAT charge current (I<sub>CHG</sub>) as

 $t_{BLANK} = t_{DESAT(BLANKING)} + C_{BLANK} \times V_{DESAT} / I_{CHG}$ 

# **Description of Gate Driver and Miller Clamping**

The gate driver is directly controlled by the LED current. When the LED current is driven high, ACPL-302J can then deliver a 2.5 A sourcing current to drive the IGBT's gate. When the LED is switched off, the gate driver can provide a 2.5 A sinking current to quickly switch off the gate. The additional Miller clamping pull-down transistor is activated when the output voltage reaches about 2 V with respect to V<sub>EE2</sub> to provide a low impedance path to the Miller current, as shown in Figure 6.



# **Description of Under Voltage Lock Out**

Insufficient gate voltage to IGBT can increase turn on resistance of IGBT, resulting in large power loss and IGBT damage due to high heat dissipation. ACPL-302J monitors the output power supply constantly. When output power supply is lower than under voltage lockout (UVLO) threshold gate driver output will shut off to protect IGBT from low voltage bias. During power up, the UVLO feature forces the ACPL-302J's output low to prevent an unwanted turn-on at lower voltage.




Figure 5. Circuit Behaviors at Power-up and Power down

# **Description of Over-Voltage Protection**

If  $V_{CC2}$  is greater than the specified  $V_{CC2}$  OverVoltage Protection Threshold, then the transistor at the SW pin on the primary side will shut down and the DC/DC flyback conversion will stop.

## **During a Short Circuit:**

- 1. DESAT terminal monitors IGBT's V<sub>CE</sub> voltage.
- 2. When the voltage on the DESAT terminal exceeds 7 V, the IGBT gate voltage (V<sub>GATE</sub>) is slowly lowered by soft shutdown pin SSD. Output driver V<sub>o</sub> enters into high impedance state.
- 3. Output driver Vo ignores all PWM commands during mute time t<sub>DESAT(MUTE)</sub>.
- 4. FAULT output goes Low, notifying the microcontroller of the fault condition.
- 5. Microcontroller takes appropriate action.
- 6. When t<sub>DESAT(MUTE)</sub> expires, the LED input needs to be kept Low for t<sub>DESAT(RESET)</sub> before fault condition can be cleared. FAULT status will return to High.
- 7. Output starts to respond to LED input after fault condition is cleared.




Figure 6. Circuit Behaviors During Desaturation Event

## **Regulatory Information**

The ACPL-302J is approved by the following organizations:

#### CSA

Approved under UL 1577, component recognition program up to  $V_{ISO} = 5000$  ceptance Notice #5, File CA 88324. V<sub>RMS</sub> expected before product release.

**IEC/EN/DIN EN 60747-5-5** 

Approved under: IEC 60747-5-5: EN 60747-5-5: DIN EN 60747-5-5:

# **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics**

Description	Symbol		Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage $\leq$ 150 V <sub>rms</sub>		I - IV	
for rated mains voltage $\leq$ 300 V <sub>rms</sub>		I – IV	
for rated mains voltage $\leq$ 600 V <sub>rms</sub>		I - IV	
for rated mains voltage $\leq$ 1000 V <sub>rms</sub>		-	
Climatic Classification		40/105/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	VIORM	1230	V <sub>PEAK</sub>
Input-to-Output Test Voltage, Method b	V <sub>PR</sub>	2306	V <sub>PEAK</sub>
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec, Partial discharge < 5 pC			
Input-to-Output Test Voltage, Method a	V <sub>PR</sub>	1968	V <sub>PEAK</sub>
$V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test with $t_m = 10$ sec, Partial discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage $t_{ini} = 60$ sec)	VIOTM	8000	VPEAK
Safety-limiting values – maximum values allowed in the event of a failure,			
(also see Figure 7)			
Case Temperature	Ts	175	°C
Input Power	P <sub>S,INPUT</sub>	400	mW
Output Power	P <sub>S,OUTPUT</sub>	1200	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 V$	R <sub>S</sub>	> 10 <sup>9</sup>	Ω

Approved under CSA Component Ac-

Notes:

1. Isolation characteristics are guaranteed only within the safety maximum ratings, which must be ensured by protective circuits in the application. Surface mount classification is Class A in accordance with CECCOO802.

2. Refer to IEC/EN/DIN EN 60747-5-5 Optoisolator Safety Standard section of the Avago Regulatory Guide to Isolation Circuits, AV02-2041EN for a detailed description of Method a and Method b partial discharge test profiles.

# Insulation and Safety Related Specifications

Parameter	Symbol	Value	Unit	Conditions
Minimum External Air Gap (External Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	> 175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110)

# Absolute Maximum Ratings

Unless otherwise specified, all voltages at input IC reference to V<sub>EE1</sub>, all voltages at output IC reference to V<sub>EE2</sub>.

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	Ts	-55	125	°C	
Operating Temperature	T <sub>A</sub>	-40	105	°C	1
IC Junction Temperature	Tj		125	°C	
Average Input Current	I <sub>F(AVG)</sub>		20	mA	
Peak Transient Input Current (< 1 µs pulse width, 300 pps)	I <sub>F(TRAN)</sub>		1	A	
Reverse Input Voltage (V <sub>CA</sub> -V <sub>AN</sub> )	V <sub>R</sub>		6	V	
Primary Switch Voltage	V <sub>SW</sub>		36	V	
Input Supply Voltage	V <sub>CC1</sub>	-0.5	26	V	33
/UVLO Pin Voltage	V/UVLO	-0.5	6	V	
/Fault Pin Voltage	V/FAULT	-0.5	6	V	
/Fault Output Current (Sinking)	I <sub>/FAULT</sub>		10	mA	
/UVLO Output Current (Sinking)	I/UVLO		10	mA	
Output Supply Voltage	V <sub>CC2</sub> - V <sub>EE2</sub>	-0.5	25	V	
Negative Output Supply Voltage	V <sub>EE2</sub> - V <sub>E</sub>	-10	0.5	V	2
Positive Output Supply Voltage	V <sub>CC2</sub> - V <sub>E</sub>	-0.5	25	V	
Gate Drive Output Voltage	V <sub>o(peak)</sub> - V <sub>EE2</sub>	-0.5	V <sub>CC2</sub> +0.5	V	
Miller Clamping Pin Voltage	V <sub>CLAMP</sub> - V <sub>EE2</sub>	-0.5	V <sub>CC2</sub> +0.5	V	
Desat Voltage	V <sub>DESAT</sub> - V <sub>E</sub>	- 0.5	10	V	3
Peak Output Current	I <sub>O(peak)</sub>		2.5	А	4
Output IC Power Dissipation	Po		580	mW	1
Input IC Power Dissipation	PI		180	mW	

## **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Notes
Operating Temperature	T <sub>A</sub>	-40	105	°C	
Input IC Supply Voltage	V <sub>CC1</sub>	8	18	V	5
Total Output IC Supply Voltage	$V_{CC2} - V_{EE2}$	18	22	V	6
Positive Output IC Supply Voltage	$V_{CC2} - V_E$	15	25		7
Negative Output IC Supply Voltage	V <sub>EE2</sub> -V <sub>E</sub>	-8	0		7
Input LED Turn on Current	I <sub>F(ON)</sub>	10	16	mA	
Input LED Turn off Voltage (V <sub>AN</sub> -V <sub>CA</sub> )	V <sub>F(OFF)</sub>	-5.5	0.8	V	
PWM Duty Cycle	D <sub>MAX</sub>		50	%	
Peak SW current	I <sub>SW_PK</sub>		1.3	А	
Input pulse width	t <sub>ON(LED)</sub>	500		ns	

## **Electrical Specifications**

Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions, all voltages at input IC are referenced to  $V_{EE1}$ , all voltages at output IC referenced to  $V_{EE2}$ . All typical values at  $T_A = 25$  °C,  $V_{CC1} = 12$  V,  $V_{CC2}$ - $V_{EE2} = 20$  V,  $V_{E}$ - $V_{EE2} = 0$  V.

Parameter	Symbol	Min	Тур	Мах	Units	<b>Test Conditions</b>	Fig.	Note
DCDC Flyback Converter								
PWM Switching Frequency	f <sub>PWM</sub>	40	60	80	kHz			
Maximum PWM Duty Cycle	D		56		%		8	
V <sub>CC1</sub> Turn-on Threshold	V <sub>CC1_TH</sub>			6	V			
SW turn-on Resistance	R <sub>ON_SW</sub>		0.9		Ω	I <sub>SW</sub> = 1.3 A	9	
Regulated V <sub>CC2</sub> Voltage	V <sub>CC2</sub>	19	20	21.5	V	$I_{COMP} = 0 A$	10	
SW Overcurrent Protection Threshold	I <sub>SW_TH</sub>		2		А			
V <sub>CC2</sub> OverVoltage Protection Threshold	V <sub>OV_TH</sub>		24		V			
IC Supply Current								
Input Supply Current	I <sub>CC1</sub>		4.0	6.1	mA		11	
Output Low Supply Current	I <sub>CC2L</sub>		10.5	13.2	mA	$I_{F} = 0 \text{ mA}$ $V_{CC2} = 20 \text{ V}$	12	
Output High Supply Current	I <sub>CC2H</sub>		10.6	13.6	mA	$I_F = 10 \text{ mA}$ $V_{CC2} = 20 \text{ V}$	12	
Logic Input and Output								
LED Forward Voltage (V <sub>AN</sub> – V <sub>CA</sub> )	V <sub>F</sub>	1.25	1.55	1.85	V	I <sub>F</sub> = 10 mA	13	
LED Reverse Breakdown Voltage (V <sub>CA</sub> – V <sub>AN</sub> )	V <sub>BR</sub>	6			V	$I_F = -10 \ \mu A$		
LED Input Capacitance	C <sub>IN</sub>		90		pF			
LED Turn-on Current Threshold Low-to-High	I <sub>TH+</sub>		2.4	6.6	mA	$V_{O} = 5 V$	14	
LED Turn-on Current Threshold High-to-Low	I <sub>TH-</sub>		1.8	6.4	mA	$V_{O} = 5 V$	14	
LED Turn-on Current Hysteresis	I <sub>TH_HYS</sub>		0.6		mA			
FAULT Logic Low Output Current	I <sub>FAULT_L</sub>	4.0	9.0		mA	$V_{/FAULT} = 0.4 V$		
FAULT Logic High Output Current	I <sub>FAULT_H</sub>			20	μΑ	$V_{/FAULT} = 5 V$		
UVLO Logic Low Output Current	I <sub>UVLO_L</sub>	4.0	9.0		mA	$V_{/UVLO} = 0.4 V$		
UVLO Logic High Output Current	I <sub>UVLO_H</sub>			20	μΑ	$V_{/UVLO} = 5 V$		

Continued on next page...

## Electrical Specifications (continued)

Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions, all voltages at input IC are referenced to  $V_{EE1}$ , all voltages at output IC referenced to  $V_{EE2}$ . All typical values at  $T_A = 25$  °C,  $V_{CC1} = 12$  V,  $V_{CC2}$ - $V_{EE2} = 20$  V,  $V_E$ - $V_{EE2} = 0$  V.

Parameter	Symbol	Min	Тур	Мах	Units	Test Conditions	Fig.	Note
Gate Driver								
High Level Output Current	I <sub>OH</sub>		-1.9	-0.75	А	$V_0 = V_{CC2} - 3 V$	15	4
Low Level Output Current	I <sub>OL</sub>	1.0	2.3		А	$V_{O} = V_{EE2} + 2.5 V$	16	4
High Level Output Voltage	V <sub>OH</sub>	V <sub>CC2</sub> -0.5	V <sub>CC2</sub> -0.15		V	I <sub>O</sub> = -100 mA		8,9,1
Low Level Output Voltage	V <sub>OL</sub>		0.1	0.5	V	I <sub>O</sub> = 100 mA		
V <sub>source</sub> to High Level Output Propagation Delay Time	t <sub>PLH</sub>	50	120	250	ns	$V_{source} = 5 V$ R <sub>f</sub> = 260 $\Omega$ , R <sub>g</sub> = 10 $\Omega$	17,22	11
V <sub>source</sub> to Low Level Output Propagation Delay Time	t <sub>PHL</sub>	50	160	250	ns	$C_{load} = 10 \text{ nF}$ f = 10 kHz	17,22	12
Pulse Width Distortion	PWD	-40	40	140	ns	- Duty Cycle = 50%		13,14
Dead Time Distortion (t <sub>PLH</sub> -t <sub>PHL</sub> )	DTD	-160	-40	60	ns	-		14,15
10% to 90% Rise Time	t <sub>R</sub>		70		ns	_		
90% to 10% Fall Time	t <sub>F</sub>		35		ns	_		
Output High Level Common Mode Transient Immunity	C <sub>MH</sub>	30	>50		kV/μs	$T_A=25 \text{ °C}, I_F = 10 \text{ mA}, V_{CM} = 1500 \text{ V}$	23	16
Output Low Level Common Mode Transient Immunity	C <sub>ML</sub>	30	>50		kV/μs	$T_A = 25 \text{ °C}, I_F = 0 \text{ mA}, V_{CM} = 1500 \text{ V}$	24	17
Active Miller Clamp and Soft Shutdow	n							
Low Level Soft Shutdown Current During Fault Condition	I <sub>SSD</sub>	22	35	55	mA	$V_{SSD} - V_{EE2} = 14 V$	18	
Clamp Threshold Voltage	V <sub>TH_CLAMP</sub>		2.0	3.0	V			
Clamp Low Level Sinking Current	I <sub>CLAMP</sub>	0.5	2.0		А	$V_{CLAMP} = V_{EE2} + 2.5 V$		
V <sub>CC2</sub> UVLO Protection (UVLO voltage V <sub>U</sub>	VLO reference	to V <sub>E</sub> )						
V <sub>CC2</sub> UVLO Threshold Low to High	V <sub>UVLO+</sub>	10.9	12.5	13.8	V	$V_{O} > 5 V$		10,18
V <sub>CC2</sub> UVLO Threshold High to Low	V <sub>UVLO-</sub>	10.0	11.3	12.8	V	$V_{O} < 5 V$		10,19
V <sub>CC2</sub> UVLO Hysteresis	V <sub>UVLO_HYS</sub>		1.2		V			10
V <sub>CC2</sub> to UVLO High Delay	t <sub>PLH_UVLO</sub>		15		μs			20
V <sub>CC2</sub> to UVLO Low Delay	tphl_uvlo		10.7		μs			21
V <sub>CC2</sub> UVLO to V <sub>OUT</sub> High Delay	t <sub>UVLO_ON</sub>		5.3		μs			22
V <sub>CC2</sub> UVLO to V <sub>OUT</sub> Low Delay	t <sub>UVLO_OFF</sub>		1.1		μs			23

Continued on next page...

## Electrical Specifications (continued)

Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions, all voltages at input IC are referenced to  $V_{EE1}$ , all voltages at output IC referenced to  $V_{EE2}$ . All typical values at  $T_A = 25$  °C,  $V_{CC1} = 12$  V,  $V_{CC2}$ - $V_{EE2} = 20$  V,  $V_E$ - $V_{EE2} = 0$  V.

Parameter	Symbol	Min	Тур	Мах	Units	Test Conditions	Fig.	Note
Desaturation Protection (Desat volt	tage V <sub>DESAT</sub> reference	e to V <sub>E</sub> )						
Desat Sensing Threshold	V <sub>DESAT</sub>	6.2	7.0	7.8	V		19	10
Desat Charging Current	I <sub>CHG</sub>	-1.1	-0.9	-0.65	mA	$V_{DESAT} = 2 V$	20	
Desat Discharging Current	IDSCHG	20	53		mA	V <sub>DESAT</sub> = 8 V	21	
V <sub>CC2</sub> during fault condition	V <sub>CC2</sub> (FAULT)		19		V			
I <sub>CC2</sub> during fault condition	I <sub>CC2(FAULT)</sub>		11.6		mA	$V_{CC2} = 20 V$		
Internal Desat Blanking Time	t <sub>DESAT</sub> (BLANKING)	0.3	0.6	1.1	μs	C <sub>SSD</sub> =10 nF		24
Desat Sense to 90% SSD Delay	t <sub>DESAT(90%)</sub>		0.6		μs	_		25
Desat Sense to 10% SSD Delay	t <sub>DESAT(10%)</sub>		6.0		μs	_		26
Desat to Low Level /FAULT Signal Delay	t <sub>DESAT(/FAULT)</sub>			7.0	μs	_		27
Output Mute Time due to Desat	t <sub>desat(mute)</sub>	2.3	3.2		ms			28
Time for Input Kept Low Before Fault Reset to High	t <sub>DESAT(RESET)</sub>	2.3	3.2		ms			29


# **Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Note
Input-Output Momentary Withstand Voltage	V <sub>ISO</sub>	5000			V <sub>RMS</sub>	RH < 50%, t = 1 min. T <sub>A</sub> = 25 °C	30, 31, 32
Resistance (Input-Output)	R <sub>I-O</sub>		10 <sup>14</sup>		Ω	$V_{I-O} = 500 V_{DC}$	32
Capacitance (Input-Output)	CI-O		1.3		pF	f = 1 MHz	32
Thermal coefficient between LED and input IC	A <sub>EI</sub>		35.4		°C/W		
Thermal coefficient between LED and output IC	A <sub>EO</sub>		33.1		°C/W		
Thermal coefficient between input IC and output IC	A <sub>IO</sub>		25.6		°C/W		
Thermal coefficient between LED and Ambient	A <sub>EA</sub>		176.1		°C/W		
Thermal coefficient between input IC and Ambient	A <sub>IA</sub>		92		°C/W		
Thermal coefficient between output IC and Ambient	A <sub>OA</sub>		76.7		°C/W		

#### Notes:

- 1. Output IC power dissipation is derated linearly above 80 °C from 580 mW to 260 mW at 105 °C.
- 2. This supply is optional. Required only when negative gate drive is implemented.
- 3. Maximum 500 ns pulse width if peak V<sub>DESAT</sub> > 10 V.
- 4. Maximum pulse width = 1  $\mu$ s, maximum duty cycle = 1%.
- 5. In most applications V<sub>CC1</sub> will be powered up first (before V<sub>CC2</sub>) and powered down last (after V<sub>CC2</sub>). This is desirable for maintaining control of the IGBT gate. In applications where V<sub>CC1</sub> is powered up first, it is important to ensure that input remains low until V<sub>CC1</sub> reaches the proper operating voltage to avoid any momentary instability at the output during V<sub>CC1</sub> ramp-up or ramp-down.
- 6. 15 V is the recommended minimum operating positive supply voltage (V<sub>CC2</sub> V<sub>E</sub>) to ensure adequate margin in excess of the maximum V<sub>UVLO+</sub> threshold of 13.5 V.
- 7. If DC-DC controller is not used for powering output IC.
- 8. For High Level Output Voltage testing, V<sub>OH</sub> is measured with a DC load current. When driving capacitive loads, V<sub>OH</sub> will approach V<sub>CC</sub> as I<sub>OH</sub> approaches zero.
- 9. Maximum pulse width = 1.0 ms, maximum duty cycle = 20%.
- 10. Once  $V_{OUT}$  of the ACPL-302J is allowed to go high ( $V_{CC2} V_E > V_{UVLO}$ ), the DESAT detection feature of the ACPL-302J will be the primary source of IGBT protection. UVLO is needed to ensure DESAT is functional. Once V<sub>CC2</sub> exceeds V<sub>UVLO+</sub> threshold, DESAT will remain functional until V<sub>CC2</sub> is below V<sub>UVLO-</sub> threshold. Thus, the DESAT detection and UVLO features of the ACPL-302J work in conjunction to ensure constant IGBT protection.
- 11.  $t_{PLH}$  is defined as propagation delay from 50% of LED input I<sub>F</sub> to 50% of High level output. 12.  $t_{PHL}$  is defined as propagation delay from 50% of LED input I<sub>F</sub> to 50% of Low level output.
- 13. Pulse Width Distortion (PWD) is defined as  $(t_{PHL} t_{PLH})$  of any given unit.
- 14. As measured from  $I_F$  to  $V_O$ .
- 15. Dead Time Distortion (DTD) is defined as (t<sub>PLH</sub> t<sub>PHL</sub>) between any two ACPL-302J parts under the same test conditions.
- 16. Common mode transient immunity in the high state is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in the high state (i.e.,  $V_0 > 15$  V). A 330 pF and a 10 k $\Omega$  pull-up resistor is needed in fault and UVLO detection mode.
- 17. Common mode transient immunity in the low state is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a low state (i.e.,  $V_0 < 1.0$  V). A 330 pF and a 10 k $\Omega$  pull-up resistor is needed in fault and UVLO detection mode.
- 18. This is the "increasing" (i.e. turn-on or "positive going" direction) of V<sub>CC2</sub> V<sub>E</sub>.
- 19. This is the "decreasing" (i.e. turn-off or "negative going" direction) of V<sub>CC2</sub> V<sub>E</sub>.
- 20. The delay time when V<sub>CC2</sub> exceeds UVLO+ threshold to UVLO positive-going edge.
- 21. The delay time when  $V_{CC2}$  falls below UVLO- threshold to UVLO negative-going edge.
- 22. The delay time when  $V_{CC2}$  exceeds UVLO+ threshold to 50% of High level output.
- 23. The delay time when  $V_{CC2}$  falls below UVLO- threshold to 50% of Low level output.
- 24. The delay time for ACPL-302J to respond to a DESAT fault condition without any external DESAT capacitor.
- 25. The amount of time from when DESAT threshold is exceeded to 90% of V<sub>GATE</sub> at mentioned test conditions.
- 26. The amount of time from when DESAT threshold is exceeded to 10% of V<sub>GATE</sub> at mentioned test conditions.
- 27. The amount of time from when DESAT threshold is exceeded to FAULT output Low 50% of V<sub>CC1</sub> voltage.
- 28. The amount of time when DESAT threshold is exceeded, Output is mute to LED input.
- 29. The amount of time when DESAT Mute time is expired, LED input must be kept Low for Fault status to return to High.
- 30. In accordance with UL1577, each optocoupler is proof-tested by applying an insulation test voltage  $\ge$  6000 V<sub>RMS</sub> for 1 second.
- 31. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table.
- 32. Device considered a two-terminal device: pins 1 8 shorted together and pins 9 16 shorted together.
- 33. Max 34V, 10 pulses, 400ms pulse width, 60s intervals.

Thermal Characteristics are based on the ground planes layout of the evaluation PCB.



PCB top side

Figure 7. PCB Layout of evaluation board used for thermal characterization

## **Notes on Thermal Calculation**

Application and environmental design for ACPL-302J needs to ensure that the junction temperature of the internal ICs and LED within the gate driver optocoupler does not exceed 125 °C. The following equations are to calculate the maximum power dissipation and the corresponding effect on junction temperatures.

LED Junction Temperature =  $A_{EA}*P_E + A_{EI}*P_I + A_{EO}*P_O + T_A$ 

Input IC Junction Temperature =  $A_{EI}*P_E + A_{IA}*P_I + A_{IO}*P_O + T_A$ 

Output IC Junction Temperature =  $A_{EO}*P_E + A_{IO}*P_I + A_{OA}*P_O + T_A$ 

P<sub>E</sub> - LED Power Dissipation

P<sub>I</sub> - Input IC Power Dissipation

Po - Output IC Power Dissipation

#### **Calculation of LED Power Dissipation**

LED Power Dissipation,  $P_E = I_{F(LED)}$  (Recommended Max) \*  $V_{F(LED)}$  \* Duty Cycle

Example: **P**<sub>E</sub> = 16 mA \* 1.25 \* 50% duty cycle = **10 mW** 

#### **Calculation of Input IC Power Dissipation**

Input IC Power Dissipation,  $P_I = P_{I(Static)} + P_{I(SW)}$ 

Pl(Static) - static power dissipated by the input IC

P<sub>I(SW)</sub> - power dissipated in the SW pin due to switching current of primary winding of transformer. It is calculated based on averaging switching current and turn-on resistance of SW.

where

 $P_{I(Static)} = I_{cc1} * V_{cc1}$ 

 $P_{I(SW)} = I_{sw(avg)}^{2} * R_{on_{sw}} = (I_{SW_{PK/2}} * D_{max} * V_{in_{min}}/V_{in})^{2} * R_{on_{sw}}$ 

The highest input power dissipation is at minimum  $V_{in}$ , where the average current of SW pin is highest,  $V_{in} = V_{CC1} = V_{IN(min)} = 8 V$ .

 $P_{I(Static)} = 6 \text{ mA } * 8 \text{ V} = 48 \text{ mW}$ 

 $P_{I(SW)} = (1.3 \text{ A}/2 * 50\% * 8V/8V)^2 * 0.9 \Omega = 95 \text{ mW}$ 

 $P_I = P_{I(Static)} + P_{I(SW)} = 48 \text{ mW} + 95 \text{ mW} = 143 \text{ mW}$ 

#### **Calculation of Output IC Power Dissipation**

Output IC Power Dissipation, Po = V<sub>CC2</sub> (Recommended Max) \* I<sub>CC2 (Max)</sub> + P<sub>HS</sub> + P<sub>LS</sub>

P<sub>HS</sub> - High Side Switching Power Dissipation

PLS - Low Side Switching Power Dissipation

 $P_{HS} = (V_{CC2} * Q_G * f_{PWM}) * R_{OH(MAX)}/(R_{OH(MAX)} + R_{GH})/2$ 

 $P_{LS} = (V_{CC2} * Q_G * f_{PWM}) * R_{OL(MAX)} / (R_{OL(MAX)} + R_{GL})/2$ 

Q<sub>G</sub> – IGBT Gate Charge at Supply Voltage

f<sub>PWM</sub> - LED Switching Frequency

 $R_{OH(MAX)}$  – Maximum High Side Output Impedance -  $V_{OH(MIN)}/I_{OH(MIN)}$ 

R<sub>GH</sub> - Gate Charging Resistance

 $R_{OL(MAX)}$  – Maximum Low Side Output Impedance -  $V_{OL(MIN)}/I_{OL(MIN)}$ 

R<sub>GL</sub> - Gate Discharging Resistance

Example:

$$\begin{split} &\mathsf{R}_{OH(MAX)} = (\mathsf{V}_{CC2}\text{-}\mathsf{V}_{OH(MIN)})/\mathsf{I}_{OH(MIN)} = 3.0 \text{ V} / 0.75 \text{ A} = 4.0 \ \Omega \\ &\mathsf{R}_{OL(MAX)} = \mathsf{V}_{OL(MIN)}/\mathsf{I}_{OL(MIN)} = 2.5 \text{ V} / 1 \text{ A} = 2.5 \ \Omega \\ &\mathsf{P}_{HS} = &(20 \text{ V} * 1 \ \mu\text{C} * 10 \ \text{kHz}) * 4.0 \ \Omega / (4.0 \ \Omega + 10 \ \Omega) / 2 = 28.5 \ \text{mW} \\ &\mathsf{P}_{LS} = &(20 \text{ V} * 1 \ \mu\text{C} * 10 \ \text{kHz}) * 2.5 \ \Omega / (2.5 \ \Omega + 10 \ \Omega) / 2 = 20 \ \text{mW} \\ &\mathsf{P}_{O} = &20 \text{ V} * 13.6 \ \text{mA} + 25 \ \text{mW} + 20 \ \text{mW} = 320.5 \ \text{mW} \end{split}$$

## **Calculation of Junction Temperature**

LED Junction Temperature =  $176.1 \text{ °C/W} \times 10 \text{ mW} + 35.4 \text{ °C/W} \times 143 \text{ mW} + 33.1 \text{ °C/W} \times 320.5 \text{ mW} + T_A = 17.4 \text{ °C} + T_A$ Input IC Junction Temperature =  $35.4 \text{ °C/W} \times 10 \text{ mW} + 92 \text{ °C/W} \times 143 \text{ mW} + 25.6 \text{ °C/W} \times 320.5 \text{ mW} + T_A = 21.7 \text{ °C} + T_A$ Output IC Junction Temperature =  $33.1 \text{ °C/W} \times 10 \text{ mW} + 25.6 \text{ °C/W} \times 143 \text{ mW} + 76.7 \text{ °C/W} \times 320.5 \text{ mW} + T_A = 28.5 \text{ °C} + T_A$ 





Figure 8. PWM Duty Cycle vs. V<sub>COMP</sub>








Figure 10. I<sub>COMP</sub> vs. Supply Voltage





Figure 12. I<sub>CC2</sub> vs. temperature

Figure 11. I<sub>CC1</sub> vs. temperature

-25



25

 $T_A$  - TEMPERATURE -  $^\circ C$ 


50


75


Ó

100

Figure 13. I<sub>F</sub> vs. V<sub>F</sub>









TPLH

····· TPHL

250

200


150

100

50

0 +--50

TP - PROPAGATION DELAY - ns









Figure 18. I<sub>SSD</sub> vs. V<sub>SSD</sub>

 $T_{A} \text{-} TEMPERATURE \text{-} ^{\circ}C$  Figure 17.  $t_{P}$  vs. temperature

-25

Ó




25


50


75


100

Figure 19. VDESAT Threshold vs. temperature












Figure 22. Propagation Delay Test Circuit




Figure 23. CMR V<sub>o</sub> High Test Circuit

Figure 24. CMR V<sub>o</sub> Low Test Circuit

For product information and a complete list of distributors, please go to our web site:

www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2015 Avago Technologies. All rights reserved. AV02-4563EN - April 28, 2015

