Ordering Information[1]

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY54016ARMGTR[2]	MLF-8	Industrial	16A with Pb-Free bar-line indicator	NiPdAu Pb-Free

Notes:

1. Contact factory for die availability. Dice are guaranteed at T_A = 25°C, DC Electricals only.
2. Tape and Reel.

Pin Configuration



8-Pin MLF® (MLF-16)

Pin Description

Pin Number	Pin Name	Pin Function
2,3	IN, /IN	Differential Input: This input pair is the differential signal input to the device. Input accepts differential signals as small as 100mV (200mV$_{PP}$). Each input pin internally terminates with 50Ω to the VT pin.
1	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. An internal high impedance resistor divider biases VT to allow input AC-coupling. For AC-coupling, bypass VT with a 0.1µF low ESR capacitor to VCC. See “Interface Applications” subsection and Figure 2a.
8	VCC	Positive Power Supply: Bypass with 0.1uF//0.01uF low ESR capacitors as close to the V_{CC} pin as possible. Supplies input and core circuitry.
5	VCCO	Output Supply: Bypass with 0.1uF//0.01uF low ESR capacitors as close to the V_{CCO} pin as possible. Supplies the output buffer.
4	GND, Exposed pad	Ground: Exposed pad must be connected to a ground plane that is the same potential as the ground pin.
7,6	Q, /Q	CML Differential Output Pair: Differential buffered copy of the input signal. The output swing is typically 390mV. See “Interface Applications” subsection for termination information.

Absolute Maximum Ratings[1]

Supply Voltage (V_{CC}) ..... –0.5V to +3.0V
Supply Voltage (V_{CCO}) ..... –0.5V to +2.7V
V_{CC} - V_{CCO} ..... <1.8V
V_{CCO} - V_{CC} ..... <0.5V
Input Voltage (V_{IN}) ..... –0.5V to V_{CC}
CML Output Voltage (V_{OUT}) ..... 0.6V to V_{CCO}+0.5V
Current (V_T)
Source or sink current on VT pin ..... ±100mA
Input Current
Source or sink current on (IN, /IN) ..... ±50mA
Maximum operating Junction Temperature ..... 125°C
Lead Temperature (soldering, 20sec.) ..... 260°C
Storage Temperature (T_s) ..... –65°C to +150°C

Operating Ratings[2]

Supply Voltage (V_{CC}) ..... 2.375V to 2.625V
(V_{CCO}) ..... 1.14V to 1.9V
Ambient Temperature (T_A) ..... –40°C to +85°C
Package Thermal Resistance[3]
MLF®
Still-air (θ_{JA}) ..... 93 °C/W
Junction-to-board (ψ_{JB}) ..... 56 °C/W

DC Electrical Characteristics[4]

T_A = –40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{CC}	Power Supply Voltage Range	V_{CC} V_{CCO} V_{CCO}	2.375 1.14 1.7	2.5 1.2 1.8	2.625 1.26 1.9	V V V
I_{CC}	Power Supply Current	Max. V_{CC}		11	16	mA
I_{CCO}	Power Supply Current	No Load. Max. V_{CCO}		16	21	mA
R_{IN}	Input Resistance (IN-to-V_T, /IN-to-V_T)		45	50	55	Ω
R_{DIFF_IN}	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V_{IH}	Input HIGH Voltage (IN, /IN)	IN, /IN	1.2		V_{CC}	V
V_{IL}	Input LOW Voltage (IN, /IN)	V_{IL} with V_{IH} = 1.2V	0.2		V_{IH}–0.1	V
V_{IH}	Input HIGH Voltage (IN, /IN)	IN, /IN	1.14		V_{CC}	V
V_{IL}	Input LOW Voltage (IN, /IN)	V_{IL} with V_{IH} = 1.14V, (1.2V-5%)	0.66		V_{IH}–0.1	V
V_{IN}	Input Voltage Swing (IN, /IN)	see Figure 3a	0.1		1.0	V
V_{DIFF_IN}	Differential Input Voltage Swing (|IN - /IN|)	see Figure 3b	0.2		2.0	V
V_{T_IN}	Voltage from Input to V_T				1.28	V

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a 4-layer board in still-air number, unless otherwise stated.
4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

CML Outputs DC Electrical Characteristics[5]

V_{CCO} = 1.14V to 1.26V R_L = 50Ω to $V_{CCO,}$
V_{CCO} = 1.7V to 1.9V, R_L = 50Ω to V_{CCO} or 100Ω across the outputs,
V_{CC} = 2.375V to 2.625V. T_A = –40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{OH}	Output HIGH Voltage	R_L = 50Ω to V_{CCO}	V_{CCO}-0.020	V_{CCO}-0.010	V_{CCO}	V
V_{OUT}	Output Voltage Swing	See Figure 3a	300	390	475	mV
V_{DIFF_OUT}	Differential Output Voltage Swing	See Figure 3b	600	780	950	mV
R_{OUT}	Output Source Impedance		45	50	55	Ω

Note:

5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC Electrical Characteristics

V_{CCO} = 1.14V to 1.26V R_L = 50Ω to $V_{CCO,}$
V_{CCO} = 1.7V to 1.9V, R_L = 50Ω to V_{CCO} or 100Ω across the outputs,
V_{CC} = 2.375V to 2.625V. T_A = –40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
f_{MAX}	Maximum Frequency	NRZ Data	3.2			Gbps
		V_{OUT} > 200mV Clock	3.2			GHz
t_{PD}	Propagation Delay IN-to-Q	Figure 1a	130	190	280	ps
t_{Skew}	Part-to-Part Skew	Note 6			75	ps
t_{Jitter}	Random Jitter				1	ps_{RMS}
t_R t_F	Output Rise/Fall Times (20% to 80%)	At full output swing.	30	60	95	ps
	Duty Cycle	Differential I/O	47		53	%

Note:

6. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.

Interface Applications

For Input Interface Applications see Figures 4a-f and for CML Output Termination see Figures 5a-d.

CML Output Termination with VCCO 1.2V

For VCCO of 1.2V, Figure 5a, terminate the output with 50Ω-to-1.2V, DC-coupled, not 100Ω differentially across the outputs.

If AC-coupling is used, Figure 5d, terminate into 50Ω-to-1.2V before the coupling capacitor and then connect to a high value resistor to a reference voltage.

Do not AC-couple with internally terminated receiver. For example, 50Ω ANY-IN input. AC-coupling will offset the output voltage by 200mV and this offset voltage will be too low for proper driver operation.

CML Output Termination with VCCO 1.8V

For VCCO of 1.8V, Figure 5a and Figure b, terminate with either 50Ω-to-1.8V or 100Ω differentially across the outputs. AC- or DC-coupling is fine.

Input AC Coupling

The SY54016AR input can accept AC coupling from any driver. Bypass VT with a 0.1µF low ESR capacitor to VCC as shown in Figures 4c and 4d. VT has an internal high impedance resistor divider as shown in Figure 2a, to provide a bias voltage for AC-coupling.

Timing Diagrams



Figure 1a. Propagation Delay

Typical Characteristics

V_{CC} = 2.5V, V_{CCO} = 1.2V, GND = 0V, R_L = 50Ω to 1.2V, V_{IN} = 100mV, T_A = 25°C, unless otherwise stated.





Functional Characteristics

V_{CC} = 2.5V, GND = 0V, V_{IN} = 400mV, R_L = 50Ω to V_{CCO}, Data Pattern: 2^{23}-1, T_A = 25°C, unless otherwise stated.

Output Eyes with V_{CCO} = 1.2V

1.25Gbps Data



2.5Gbps Data



3.2Gbps Data



Output Eyes with V_{CCO} = 1.8V

1.25Gbps Data



2.5Gbps Data



3.2Gbps Data



Functional Characteristics

V_{CC} = 2.5V, GND = 0V, V_{IN} = 400mV, R_L = 50Ω to V_{CCO}, T_A = 25°C, unless otherwise stated.

500MHz Output Clock



500MHz Output Clock



1GHz Output Clock



1GHz Output Clock



2GHz Output Clock



2GHz Output Clock



3.2GHz Output Clock



3.2GHz Output Clock



Input and Output Stage



Figure 2a. Simplified Differential Input Buffer



Figure 2b. Simplified CML Output Buffer

Single-Ended and Differential Swings

Figure 3a. Single-Ended Swing



Figure 3b. Differential Swing

Input Interface Applications



Figure 4a. CML Interface (DC-Coupled, 1.8V, 2.5V)



Figure 4b. CML Interface (DC-Coupled, 1.2V)



Figure 4c. CML Interface (AC-Coupled)



Figure 4d. LVPECL Interface (AC-Coupled)



Figure 4e. LVPECL Interface (DC-Coupled)



Figure 4f. LVDS Interface

CML Output Termination



Figure 5a. 1.2V or 1.8V CML DC-Coupled Termination



Figure 5b. 1.8V DC-Coupled Termination



Figure 5c. CML AC-Coupled Termination (VCCO 1.8V Only)



Figure 5d. CML AC-Coupled Termination (VCCO 1.2V Only)

Related Product and Support Documents

Part Number	Function	Datasheet Link
SY54016R	3.2Gbps Precision, 1:1 Low Voltage CML Buffer with Internal Termination and Fail Safe Input	http://www.micrel.com/page.do?page=/product-info/products/sy54016r.shtml
HBW Solutions	New Products and Termination Application Notes	http://www.micrel.com/page.do?page=/product-info/as/HBWsolutions.shtml

Package Information



8-Pin MLF® (2mm x 2mm) (MLF-8)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com