#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, Omniscient Code Generation, PICC, PICC-18, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

DS39948A-page ii



# 64/80-Pin, High-Performance Microcontrollers with LCD Driver, 12-Bit A/D and nanoWatt Technology

### LCD Driver and Keypad Interface Features:

- Direct LCD Panel Drive Capability:
   Can drive LCD panel while in Sleep mode
- Up to 48 Segments and 192 Pixels, Software Selectable
- Programmable LCD Timing module:
  - Multiple LCD timing sources available
- Up to four commons: static, 1/2, 1/3 or 1/4 multiplex
- Static, 1/2 or 1/3 bias configuration
- On-Chip LCD Boost Voltage Regulator for Contrast Control
- Charge Time Measurement Unit (CTMU) for Capacitive Touch Sensing
- ADC for Resistive Touch Sensing

#### Low-Power Features:

- Power-Managed modes:
  - Run: CPU On, Peripherals On
  - Idle: CPU Off, Peripherals On
  - Sleep: CPU Off, Peripherals Off
- Two-Speed Oscillator Start-up

#### Flexible Oscillator Structure:

- Two Crystal modes, 4-25 MHz
- Two External Clock modes, up to 48 MHz
- 4x Phase Lock Loop (PLL)
- Internal Oscillator Block with PLL:
  - Eight user-selectable frequencies from 31.25 kHz to 8 MHz
- Secondary Oscillator using Timer1 at 32 kHz
- Fail-Safe Clock Monitor (FSCM):
  - Allows for safe shutdown if peripheral clock fails

#### **Peripheral Highlights:**

- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- Up to Four External Interrupts
- Four 8-Bit/16-Bit Timer/Counter modules
- Two Capture/Compare/PWM (CCP) modules
- Master Synchronous Serial Port (MSSP) module with Two Modes of Operation:
  - 3-Wire/4-Wire SPI (supports all four SPI modes)
- I<sup>2</sup>C<sup>™</sup> Master and Slave mode
- One Addressable USART module
- One Enhanced Addressable USART module:
  - LIN/J2602 support
  - Auto-wake-up on Start bit and Break character
  - Auto-Baud Detect (ABD)
- 12-Bit, up to 12-Channel A/D Converter:
  - Auto-acquisition
  - Conversion available during Sleep
- Two Analog Comparators
- Programmable Reference Voltage for Comparators
- Hardware Real-Time Clock and Calendar (RTCC) with Clock, Calendar and Alarm Functions
- Charge Time Measurement Unit (CTMU):
  - Capacitance measurement
  - Time measurement with 1 ns typical resolution

Note: This document is supplemented by the "PIC18F87J90 Family Data Sheet" (DS39933). See Section 1.0 "Device Overview".

	Flash	SRAM			it s		N	ISSP	RT RT	A/D els)	ators	Q		
Device	Program Memory (Bytes)	Data Memory (Bytes)	I/O	LCD (Pixels)	Timers 8/16-Bi	ССР	SPI	Master I <sup>2</sup> C™	EUSAR	12-Bit A (Channe	Compara	BOR/LVD	ктсс	CTMU
PIC18F66J93	64K	3,923	51	132	1/3	2	Yes	Yes	1/1	12	2	Yes	Yes	Yes
PIC18F67J93	128K	3,923	51	132	1/3	2	Yes	Yes	1/1	12	2	Yes	Yes	Yes
PIC18F86J93	64K	3,923	67	192	1/3	2	Yes	Yes	1/1	12	2	Yes	Yes	Yes
PIC18F87J93	128K	3,923	67	192	1/3	2	Yes	Yes	1/1	12	2	Yes	Yes	Yes


© 2009 Microchip Technology Inc.

#### **Special Microcontroller Features:**

- 10,000 Erase/Write Cycle Flash Program Memory, Typical
- Flash Retention 20 Years, Minimum
- Self-Programmable under Software Control
- Flash Program Memory has Word Write Capability for Data EEPROM Emulators
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
  - Programmable period from 4 ms to 131s


- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via Two Pins
- In-Circuit Debug via Two Pins
- Operating Voltage Range: 2.0V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- Selectable Open-Drain Configuration for Serial Communication and CCP Pins for Driving Outputs up to 5V
- On-Chip 2.5V Regulator

#### Pin Diagrams – PIC18F6XJ93



<sup>© 2009</sup> Microchip Technology Inc.

#### Pin Diagrams – PIC18F8XJ93



#### **Table of Contents**

1.0 Device Overview	7
2.0 12-Bit Analog-to-Digital Converter (A/D) Module	
3.0 Special Features of the CPU	
4.0 Electrical Characteristics	39
5.0 Packaging Information	43
Appendix A: Revision History	
Appendix B: Device Differences	45
Appendix C: Conversion Considerations	46
Appendix D: Migration From Baseline to Enhanced Devices	
Index	
The Microchip Web Site	49
Customer Change Notification Service	49
Customer Support	
Reader Response	
Product Identification System	51

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

### 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F66J93 PIC18F67J93
- PIC18F86J93 PIC18F87J93
- **Note:** This data sheet documents only the devices' features and specifications that are in addition to the features and specifications of the PIC18F87J90 family devices. For information on the features and specifications shared by the PIC18F87J93 family and PIC18F87J90 family devices, see the *"PIC18F87J90 Family Data Sheet"* (DS39933).

The PIC18F87J93 family of devices offers the advantages of all PIC18 microcontrollers – high computational performance, a rich feature set and economical price – with the addition of a versatile, on-chip LCD driver. These features make the PIC18F87J93 family a logical choice for many high-performance applications where price is a primary consideration.

#### 1.1 Special Features

- 12-Bit A/D Converter: The PIC18F87J93 family implements a 12-bit A/D converter. A/D converters in both families incorporate programmable acquisition time. This allows for a channel to be selected and a conversion to be initiated, without waiting for a sampling period and thus, reducing code overhead.
- **Data RAM:** The PIC18F87J93 family devices have 3,923 bytes of RAM.

#### 1.2 Details on Individual Family Members

Devices in the PIC18F87J93 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in the following ways:

- Flash Program Memory (64 Kbytes for PIC18FX6J93 devices and 128 Kbytes for PIC18FX7J93).
- LCD Pixels:
  - 64-pin devices 132 pixels (33 SEGs x 4 COMs)
  - 80-pin devices 192 pixels (48 SEGs x 4 COMs)
- I/O Ports (seven bidirectional ports on PIC18F6XJ93 devices and nine bidirectional ports on PIC18F8XJ93 devices).

All other features for devices in this family are identical and are summarized in Table 1-1 and Table 1-2.

The devices' block diagrams are given in Figure 1-1 and Figure 1-2.


The pinouts for all devices are listed in Table 1-3 and Table 1-4.

#### TABLE 1-1: DEVICE FEATURES FOR THE PIC18F6XJ93 (64-PIN DEVICES)


Features	PIC18F66J93	PIC18F67J93				
Operating Frequency	DC – 48 MHz					
Program Memory (Bytes)	64K	128K				
Program Memory (Instructions)	32,768	65,536				
Data Memory (Bytes)	3,923	3,923				
Interrupt Sources	29	9				
I/O Ports	Ports A, B, C	C, D, E, F, G				
LCD Driver (available pixels to drive)	132 (33 SEGs x 4 COMs)					
Timers	4					
Comparators	2					
СТМИ	Yes					
RTCC	Yes					
Capture/Compare/PWM Modules	2					
Serial Communications	MSSP, Addressable USA	ART, Enhanced USART				
12-Bit Analog-to-Digital Module	12 Input Channels					
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)					
Instruction Set	75 Instructions, 83 with Exten	ded Instruction Set Enabled				
Packages	64-Pin TQFP					


#### TABLE 1-2: DEVICE FEATURES FOR THE PIC18F8XJ93 (80-PIN DEVICES)

Features	PIC18F86J93	PIC18F87J93				
Operating Frequency	DC – 48 MHz					
Program Memory (Bytes)	64K	128K				
Program Memory (Instructions)	32,768	65,536				
Data Memory (Bytes)	3,923	3,923				
Interrupt Sources	2	9				
I/O Ports	Ports A, B, C, I	D, E, F, G, H, J				
LCD Driver (available pixels to drive)	192 (48 SEGs x 4 COMs)					
Timers	4					
Comparators	2					
СТМИ	Yes					
RTCC	Yes					
Capture/Compare/PWM Modules	2					
Serial Communications	MSSP, Addressable USART, Enhanced USART					
12-Bit Analog-to-Digital Module	12 Input Channels					
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)					
Instruction Set	75 Instructions, 83 with Extended Instruction Set Enabled					
Packages	80-Pin TQFP					



**Preliminary** 





3: Brown-out Reset and Low-Voltage Detect functions are provided when the on-board voltage regulator is enabled.

Din Nama	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
MCLR	7	I	ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.
OSC1/CLKI/RA7 OSC1 CLKI RA7	39		CMOS CMOS	Oscillator crystal or external clock input. Oscillator crystal input. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin.
	40	I/O	TTL	
OSC2/CLKO/RA6 OSC2	40	0	—	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO		0	_	In EC modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6		I/O	TTL	General purpose I/O pin.
				PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	24	I/O I	TTL Analog	Digital I/O. Analog Input 0.
RA1/AN1/SEG18 RA1 AN1 SEG18	23	I/O I O	TTL Analog Analog	Digital I/O. Analog Input 1. SEG18 output for LCD.
RA2/AN2/VREF- RA2 AN2 VREF-	22	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	21	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.
RA4/T0CKI/SEG14 RA4 T0CKI SEG14	28	I/O I O	ST ST Analog	Digital I/O. Timer0 external clock input. SEG14 output for LCD.
RA5/AN4/SEG15 RA5 AN4 SEG15	27	I/O I O	TTL Analog Analog	Digital I/O. Analog Input 4. SEG15 output for LCD.
RA6				See the OSC2/CLKO/RA6 pin.
RA7				See the OSC1/CLKI/RA7 pin.
ST = Schn I = Input P = Powe	er			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) MX Configuration bit is set

#### TABLE 1-3: PIC18F6XJ93 (64-PIN DEVICE) PINOUT I/O DESCRIPTIONS

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.

Din Nama	Pin Number	Pin	Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0/INT0/SEG30 RB0 INT0 SEG30	48	I/O I O	TTL ST Analog	Digital I/O. External Interrupt 0. SEG30 output for LCD.		
RB1/INT1/SEG8 RB1 INT1 SEG8	47	I/O I O	TTL ST Analog	Digital I/O. External Interrupt 1. SEG8 output for LCD.		
RB2/INT2/SEG9/CTED1 RB2 INT2 SEG9 CTED1	46	I/O I O I	TTL ST Analog ST	Digital I/O. External Interrupt 2. SEG9 output for LCD. CTMU Edge 1 input.		
RB3/INT3/SEG10/CTED2 RB3 INT3 SEG10 CTED2	45	I/O I O I	TTL ST Analog ST	Digital I/O. External Interrupt 3. SEG10 output for LCD. CTMU Edge 2 input.		
RB4/KBI0/SEG11 RB4 KBI0 SEG11	44	I/O I O	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. SEG11 output for LCD.		
RB5/KBI1/SEG29 RB5 KBI1 SEG29	43	I/O I O	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. SEG29 output for LCD.		
RB6/KBI2/PGC RB6 KBI2 PGC	42	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	37	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		
Legend:       TTL       = TTL compatible input       CMOS       = CMOS compatible input or output         ST       = Schmitt Trigger input with CMOS levels       Analog       = Analog input         I       = Input       O       = Output         P       = Power       OD       = Open-Drain (no P diode to VDD)						

**Note 1:** Default assignment for CCP2 when the CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description	
Fill Name	TQFP	Туре	Туре		
				PORTC is a bidirectional I/O port.	
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	30	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.	
RC1/T1OSI/CCP2/SEG32 RC1 T1OSI CCP2 <sup>(1)</sup> SEG32	29	I/O I I/O O	ST CMOS ST Analog	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output. SEG32 output for LCD.	
RC2/CCP1/SEG13 RC2 CCP1 SEG13	33	I/O I/O O	ST ST Analog	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. SEG13 output for LCD.	
RC3/SCK/SCL/SEG17 RC3 SCK SCL SEG17	34	I/O I/O I/O O	ST ST ST Analog	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode. SEG17 output for LCD.	
RC4/SDI/SDA/SEG16 RC4 SDI SDA SEG16	35	I/O I I/O O	ST ST ST Analog	Digital I/O. SPI data in. I <sup>2</sup> C data I/O. SEG16 output for LCD.	
RC5/SDO/SEG12 RC5 SDO SEG12	36	I/O O O	ST  Analog	Digital I/O. SPI data out. SEG12 output for LCD.	
RC6/TX1/CK1/SEG27 RC6 TX1 CK1 SEG27	31	I/O O I/O O	ST — ST Analog	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX1/DT1). SEG27 output for LCD.	
RC7/RX1/DT1/SEG28 RC7 RX1 DT1 SEG28	32	I/O I I/O O	ST ST ST Analog	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX1/CK1). SEG28 output for LCD.	
Legend: TTL = TTL co ST = Schmit I = Input P = Power	t Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output	

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTD is a bidirectional I/O port.
RD0/SEG0/CTPLS RD0 SEG0 CTPLS	58	I/O O O	ST Analog —	Digital I/O. SEG0 output for LCD. CTMU pulse generator output.
RD1/SEG1 RD1 SEG1	55	I/O O	ST Analog	Digital I/O. SEG1 output for LCD.
RD2/SEG2 RD2 SEG2	54	I/O O	ST Analog	Digital I/O. SEG2 output for LCD.
RD3/SEG3 RD3 SEG3	53	I/O O	ST Analog	Digital I/O. SEG3 output for LCD.
RD4/SEG4 RD4 SEG4	52	I/O O	ST Analog	Digital I/O. SEG4 output for LCD.
RD5/SEG5 RD5 SEG5	51	I/O O	ST Analog	Digital I/O. SEG5 output for LCD.
RD6/SEG6 RD6 SEG6	50	I/O O	ST Analog	Digital I/O. SEG6 output for LCD.
RD7/SEG7 RD7 SEG7	49	I/O O	ST Analog	Digital I/O. SEG7 output for LCD.
	ompatible input tt Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

**Note 1:** Default assignment for CCP2 when the CCP2MX Configuration bit is set.

	Pin Number	Pin	Buffer	
Pin Name	TQFP	Туре	Туре	Description
				PORTE is a bidirectional I/O port.
RE0/LCDBIAS1 RE0 LCDBIAS1	2	I/O I	ST Analog	Digital I/O. BIAS1 input for LCD.
RE1/LCDBIAS2 RE1 LCDBIAS2	1	I/O I	ST Analog	Digital I/O. BIAS2 input for LCD.
LCDBIAS3	64	I	Analog	BIAS3 input for LCD.
RE3/COM0 RE3 COM0	63	I/O O	ST Analog	Digital I/O. COM0 output for LCD.
RE4/COM1 RE4 COM1	62	I/O O	ST Analog	Digital I/O. COM1 output for LCD.
RE5/COM2 RE5 COM2	61	I/O O	ST Analog	Digital I/O. COM2 output for LCD.
RE6/COM3 RE6 COM3	60	I/O O	ST Analog	Digital I/O. COM3 output for LCD.
RE7/CCP2/SEG31 RE7 CCP2 <sup>(2)</sup> SEG31	59	I/O I/O O	ST ST Analog	Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. SEG31 output for LCD.
I = Input P = Powe	itt Trigger input r			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) MX Configuration bit is set

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.

Pin Name	Pin Number	F 111	Buffer	Description
Fill Naille	TQFP	Туре	Туре	Description
				PORTF is a bidirectional I/O port.
RF1/AN6/C2OUT/SEG19 RF1 AN6 C2OUT SEG19	17	I/O I O O	ST Analog — Analog	Digital I/O. Analog Input 6. Comparator 2 output. SEG19 output for LCD.
RF2/AN7/C1OUT/SEG20 RF2 AN7 C1OUT SEG20	16	I/O I O O	ST Analog — Analog	Digital I/O. Analog Input 7. Comparator 1 output. SEG20 output for LCD.
RF3/AN8/SEG21/C2INB RF3 AN8 SEG21 C2INB	15	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 8. SEG21 output for LCD. Comparator 2 input B.
RF4/AN9/SEG22/C2INA RF4 AN9 SEG22 C2INA	14	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 9. SEG22 output for LCD Comparator 2 input A.
RF5/AN10/CVREF/ SEG23/C1INB RF5 AN10 CVREF SEG23 C1INB	13	I/O I O I	ST Analog Analog Analog Analog	Digital I/O. Analog Input 10. Comparator reference voltage output. SEG23 output for LCD. Comparator 1 input B.
RF6/AN11/SEG24/C1INA RF6 AN11 SEG24 C1INA	12	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 11. SEG24 output for LCD Comparator 1 input A.
RF7/AN5/ <del>SS</del> /SEG25 RF7 AN5 SS SEG25	11	I/O O I O	ST Analog TTL Analog	Digital I/O. Analog Input 5. SPI slave select input. SEG25 output for LCD.
	mpatible input t Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

**Note 1:** Default assignment for CCP2 when the CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Pin Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTG is a bidirectional I/O port.	
RG0/LCDBIAS0 RG0 LCDBIAS0	3	I/O I	ST Analog	Digital I/O. BIAS0 input for LCD.	
RG1/TX2/CK2 RG1 TX2 CK2	4	I/O O I/O	SТ — ST	Digital I/O. AUSART asynchronous transmit. AUSART synchronous clock (see related RX2/DT2).	
RG2/RX2/DT2/VLCAP1 RG2 RX2 DT2 VLCAP1	5	I/O I I/O I	ST ST ST Analog	Digital I/O. AUSART asynchronous receive. AUSART synchronous data (see related TX2/CK2). LCD charge pump capacitor input.	
RG3/VLCAP2 RG3 VLCAP2	6	I/O I	ST Analog	Digital I/O. LCD charge pump capacitor input.	
RG4/SEG26/RTCC RG4 SEG26 RTCC	8	I/O O O	ST Analog —	Digital I/O. SEG26 output for LCD. RTCC output	
Vss	9, 25, 41, 56	Р	_	Ground reference for logic and I/O pins.	
Vdd	26, 38, 57	Р		Positive supply for logic and I/O pins.	
AVss	20	Р		Ground reference for analog modules.	
AVdd	19	Р	_	Positive supply for analog modules.	
ENVREG	18	Ι	ST	Enable for on-chip voltage regulator.	
VDDCORE/VCAP VDDCORE	10	Ρ	_	Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled).	
VCAP		Р	—	External filter capacitor connection (regulator enabled).	
I = Input P = Power	t Trigger input v			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) MX Configuration bit is set.	

#### TABLE 1-4: PIC18F8XJ93 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number	Pin	Buffer	Description
Fin Name	TQFP	Туре	Туре	Description
MCLR	9	Ι	ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.
OSC1/CLKI/RA7 OSC1 CLKI	49	I	CMOS CMOS	Oscillator crystal or external clock input. Oscillator crystal input. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7		I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	50	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO		0	-	In EC modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6		I/O	TTL	General purpose I/O pin.
RA0/AN0 RA0 AN0	30	I/O I	TTL Analog	PORTA is a bidirectional I/O port. Digital I/O. Analog Input 0.
RA1/AN1/SEG18 RA1 AN1 SEG18	29	I/O I O	TTL Analog Analog	Digital I/O. Analog Input 1. SEG18 output for LCD.
RA2/AN2/Vref- RA2 AN2 Vref-	28	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	27	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.
RA4/T0CKI/SEG14 RA4 T0CKI SEG14	34	I/O I O	ST ST Analog	Digital I/O. Timer0 external clock input. SEG14 output for LCD.
RA5/AN4/SEG15 RA5 AN4 SEG15	33	I/O I O	TTL Analog Analog	Digital I/O. Analog Input 4. SEG15 output for LCD.
RA6				See the OSC2/CLKO/RA6 pin.
RA7				See the OSC1/CLKI/RA7 pin.
I = Input P = Power	t Trigger input			CMOS = CMOS compatible input or output

Din Nome	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/SEG30 RB0 INT0 SEG30	58	I/O I O	TTL ST Analog	Digital I/O. External Interrupt 0. SEG30 output for LCD.
RB1/INT1/SEG8 RB1 INT1 SEG8	57	I/O I O	TTL ST Analog	Digital I/O. External Interrupt 1. SEG8 output for LCD.
RB2/INT2/SEG9/CTED1 RB2 INT2 SEG9 CTED1	56	I/O I O I	TTL ST Analog ST	Digital I/O. External Interrupt 2. SEG9 output for LCD. CTMU Edge 1 input.
RB3/INT3/SEG10/ CTED2 RB3 INT3 SEG10 CTED2	55	I/O I O I	TTL ST Analog ST	Digital I/O. External Interrupt 3. SEG10 output for LCD. CTMU Edge 2 input.
RB4/KBI0/SEG11 RB4 KBI0 SEG11	54	I/O I O	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. SEG11 output for LCD.
RB5/KBI1/SEG29 RB5 KBI1 SEG29	53	I/O I O	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. SEG29 output for LCD.
RB6/KBI2/PGC RB6 KBI2 PGC	52	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin
RB7/KBI3/PGD RB7 KBI3 PGD	47	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
I = Input P = Power	tt Trigger input			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) MX Configuration bit is set.

#### PIC18F8XJ93 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-4:**

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	36	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2/SEG32 RC1 T1OSI CCP2 <sup>(1)</sup> SEG32	35	I/O I I/O O	ST CMOS ST Analog	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output. SEG32 output for LCD.
RC2/CCP1/SEG13 RC2 CCP1 SEG13	43	I/O I/O O	ST ST Analog	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. SEG13 output for LCD.
RC3/SCK/SCL/SEG17 RC3 SCK SCL SEG17	44	I/O I/O I/O O	ST ST ST Analog	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode. SEG17 output for LCD.
RC4/SDI/SDA/SEG16 RC4 SDI SDA SEG16	45	I/O I I/O O	ST ST ST Analog	Digital I/O. SPI data in. I <sup>2</sup> C data I/O. SEG16 output for LCD.
RC5/SDO/SEG12 RC5 SDO SEG12	46	I/O O O	ST — Analog	Digital I/O. SPI data out. SEG12 output for LCD.
RC6/TX1/CK1/SEG27 RC6 TX1 CK1 SEG27	37	I/O O I/O O	ST — ST Analog	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX1/DT1). SEG27 output for LCD.
RC7/RX1/DT1/SEG28 RC7 RX1 DT1 SEG28	38	I/O I I/O O	ST ST ST Analog	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX1/CK1). SEG28 output for LCD.
ST = Schmit I = Input P = Power	mpatible input			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTD is a bidirectional I/O port.
RD0/SEG0/CTPLS RD0 SEG0 CTPLS	72	I/O O O	ST Analog ST	Digital I/O. SEG0 output for LCD. CTMU pulse generator output.
RD1/SEG1 RD1 SEG1	69	I/O O	ST Analog	Digital I/O. SEG1 output for LCD.
RD2/SEG2 RD2 SEG2	68	I/O O	ST Analog	Digital I/O. SEG2 output for LCD.
RD3/SEG3 RD3 SEG3	67	I/O O	ST Analog	Digital I/O. SEG3 output for LCD.
RD4/SEG4 RD4 SEG4	66	I/O O	ST Analog	Digital I/O. SEG4 output for LCD.
RD5/SEG5 RD5 SEG5	65	I/O O	ST Analog	Digital I/O. SEG5 output for LCD.
RD6/SEG6 RD6 SEG6	64	I/O O	ST Analog	Digital I/O. SEG6 output for LCD.
RD7/SEG7 RD7 SEG7	63	I/O O	ST Analog	Digital I/O. SEG7 output for LCD.
I = Input P = Power	t Trigger input			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) MX Configuration bit is set.

Default assignment for CCP2 when the CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description
	TQFP	Туре	Туре	Description
				PORTE is a bidirectional I/O port.
RE0/LCDBIAS1 RE0 LCDBIAS1	4	I/O I	ST Analog	Digital I/O. BIAS1 input for LCD.
RE1/LCDBIAS2 RE1 LCDBIAS2	3	I/O I	ST Analog	Digital I/O. BIAS2 input for LCD.
LCDBIAS3	78	Т	Analog	BIAS3 input for LCD.
RE3/COM0 RE3 COM0	77	I/O O	ST Analog	Digital I/O. COM0 output for LCD.
RE4/COM1 RE4 COM1	76	I/O O	ST Analog	Digital I/O. COM1 output for LCD.
RE5/COM2 RE5 COM2	75	I/O O	ST Analog	Digital I/O. COM2 output for LCD.
RE6/COM3 RE6 COM3	74	I/O O	ST Analog	Digital I/O. COM3 output for LCD.
RE7/CCP2/SEG31 RE7 CCP2 <sup>(2)</sup> SEG31	73	I/O I/O O	ST ST Analog	Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. SEG31 output for LCD.
I = Input P = Power	tt Trigger input			CMOS = CMOS compatible input or output els Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) MX Configuration bit is set.

**Note 1:** Default assignment for CCP2 when the CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
Fill Name	TQFP	Description		
				PORTF is a bidirectional I/O port.
RF1/AN6/C2OUT/SEG19 RF1 AN6 C2OUT SEG19	23	I/O I O O	ST Analog — Analog	Digital I/O. Analog Input 6. Comparator 2 output. SEG19 output for LCD.
RF2/AN7/C1OUT/SEG20 RF2 AN7 C1OUT SEG20	18	I/O I O O	ST Analog — Analog	Digital I/O. Analog Input 7. Comparator 1 output. SEG20 output for LCD.
RF3/AN8/SEG21/C2INB RF3 AN8 SEG21 C2INB	17	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 8. SEG21 output for LCD. Comparator 2 input B.
RF4/AN9/SEG22/C2INA RF4 AN9 SEG22 C2INA	16	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 9. SEG22 output for LCD. Comparator 2 input A.
RF5/AN10/CVREF/ SEG23/C1INB RF5 AN10 CVREF SEG23 C1INB	15	I/O I O I	ST Analog Analog Analog Analog	Digital I/O. Analog Input 10. Comparator reference voltage output. SEG23 output for LCD. Comparator 1 input B.
RF6/AN11/SEG24/C1INA RF6 AN11 SEG24 C1INA	14	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 11. SEG24 output for LCD. Comparator 1 input A.
RF7/AN5/SS/SEG25 RF7 AN5 SS SEG25	13	I/O O I O	ST Analog TTL Analog	Digital I/O. Analog Input 5. SPI slave select input. SEG25 output for LCD.
	mpatible input t Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

#### PIC18F8X.193 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED) TABLE 1-4.

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description				
	TQFP	Туре	Туре	Description				
				PORTG is a bidirectional I/O port.				
RG0/LCDBIAS0 RG0 LCDBIAS0	5	I/O I	ST Analog	Digital I/O. BIAS0 input for LCD.				
RG1/TX2/CK2 RG1 TX2 CK2	6	I/O O I/O	SТ — ST	Digital I/O. AUSART asynchronous transmit. AUSART synchronous clock (see related RX2/DT2).				
RG2/RX2/DT2/VLCAP1 RG2 RX2 DT2 VLCAP1	7	I/O I I/O I	ST ST ST Analog	Digital I/O. AUSART asynchronous receive. AUSART synchronous data (see related TX2/CK2). LCD charge pump capacitor input.				
RG3/VLCAP2 RG3 VLCAP2	8	I/O I	ST Analog	Digital I/O. LCD charge pump capacitor input.				
RG4/SEG26/RTCC RG4 SEG26 RTCC	10	I/O O O	ST Analog —	Digital I/O. SEG26 output for LCD. RTCC output.				
Legend: TTL = TTL co ST = Schmi I = Input P = Power	tt Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)				

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.

Pin Name	Pin Number	<sup>mber</sup> Pin Buffer		Description			
Pin Name	TQFP	Туре	Туре	Description			
				PORTH is a bidirectional I/O port.			
RH0/SEG47 RH0 SEG47	79	I/O O	ST Analog	Digital I/O. SEG47 output for LCD.			
RH1/SEG46 RH1 SEG46	80	I/O O	ST Analog	Digital I/O. SEG46 output for LCD.			
RH2/SEG45 RH2 SEG45	1	I/O O	ST Analog	Digital I/O. SEG45 output for LCD.			
RH3/SEG44 RH3 SEG44	2	I/O O	ST Analog	Digital I/O. SEG44 output for LCD.			
RH4/SEG40 RH4 SEG40	22	I/O O	ST Analog	Digital I/O. SEG40 output for LCD.			
RH5/SEG41 RH5 SEG41	21	I/O O	ST Analog	Digital I/O. SEG41 output for LCD.			
RH6/SEG42 RH6 SEG42	20	I/O O	ST Analog	Digital I/O. SEG42 output for LCD.			
RH7/SEG43 RH7 SEG43	19	I/O O	ST Analog	Digital I/O. SEG43 output for LCD.			
	ompatible input tt Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output			

P= PowerOD= Open-Drain (no P diode to VDD)Note 1:Default assignment for CCP2 when the CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description			
Pin Name	TQFP	Туре	Туре	Description			
				PORTJ is a bidirectional I/O port.			
RJ0	62	I/O	ST	Digital I/O.			
RJ1/SEG33 RJ1 SEG33	61	I/O O	ST Analog	Digital I/O. SEG33 output for LCD.			
RJ2/SEG34 RJ2 SEG34	60	I/O O	ST Analog	Digital I/O. SEG34 output for LCD.			
RJ3/SEG35 RJ3 SEG35	59	I/O O	ST Analog	Digital I/O. SEG35 output for LCD.			
RJ4/SEG39 RJ4 SEG39	39	I/O O	ST Analog	Digital I/O. SEG39 output for LCD.			
RJ5/SEG38 RJ5 SEG38	40	I/O O	ST Analog	Digital I/O SEG38 output for LCD.			
RJ6/SEG37 RJ6 SEG37	41	I/O O	ST Analog	Digital I/O. SEG37 output for LCD.			
RJ7/SEG36 RJ7 SEG36	42	I/O O	ST Analog	Digital I/O. SEG36 output for LCD.			
Vss	11, 31, 51, 70	Р	_	Ground reference for logic and I/O pins.			
Vdd	32, 48, 71	Р	—	Positive supply for logic and I/O pins.			
AVss	26	Р	_	Ground reference for analog modules.			
AVDD	25	P		Positive supply for analog modules.			
ENVREG	24	I	ST	Enable for on-chip voltage regulator.			
VDDCORE/VCAP VDDCORE	12	Р	—	Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled).			
VCAP		Р		External filter capacitor connection (regulator enabled)			
Legend: TTL = TTL o ST = Schm I = Input P = Powe	nitt Trigger input			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)			

**Note 1:** Default assignment for CCP2 when the CCP2MX Configuration bit is set.

The ADCON0 register, shown in Register 2-1, controls

the operation of the A/D module. The ADCON1

register, shown in Register 2-2, configures the

functions of the port pins. The ADCON2 register,

shown in Register 2-3, configures the A/D clock source, programmed acquisition time and justification.

### 2.0 12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 12 inputs for all PIC18F87J93 family devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number.

The module has these registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

#### REGISTER 2-1: ADCON0: A/D CONTROL REGISTER 0

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCAL	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend: R = Readabl	la hit	W = Writable bit	U = Unimplemented bit	read as '0'							
-n = Value at			0' = Bit is cleared								
-n = value at	POR	'1' = Bit is set	"0" = Bit is cleared	x = Bit is unknown							
bit 7	ADCAL:	A/D Calibration bit									
		ration is performed on next A nal A/D converter operation (r									
bit 6	Unimple	mented: Read as '0'									
bit 5-2	CHS<3:0	>: Analog Channel Select bit	ts								
	0000 = 0	Channel 00 (AN0)									
	0001 = Channel 01 (AN1)										
	0010 = Channel 02 (AN2)										
	0011 = Channel 03 (AN3)										
	0100 = Channel 04 (AN4)										
	0101 = Channel 05 (AN5)										
	0110 = Channel 06 (AN6)										
	0111 = Channel 07 (AN7)										
	1000 = Channel 08 (AN8)										
	1001 = Channel 09 (AN9)										
	1010 = Channel 10 (AN10)										
	1011 = Channel 11 (AN11) 11xx = Unused										
<b>b</b> :4		E: A/D Conversion Status bit									
bit 1											
	<u>When ADON = 1:</u>										
	1 = A/D $0 = A/D$	conversion in progress									
bit 0		VD On bit									
		converter module is enabled									
	0 = A/D c	converter module is disabled									

R/W-0	U-0	R/	W-0	R/	W-0	R/	W-0	R	/W-0	R	/W-0	R	/W-0		
TRIGSEL	—	VC	FG1	VC	FG0	PC	FG3	PC	CFG2	P	CFG1	PCFG0			
bit 7													bit C		
Legend:															
R = Readable		W = Writable bit					nimpler								
-n = Value at	POR	'1' = B	Bit is set			.0, = F	Bit is cle	ared		x = B	Bit is unl	known			
bit 7	TRIGSEL: Sp	oecial T	rigger S	elect bi	it										
		<ul> <li>Selects the special trigger from the CTMU</li> <li>Selects the special trigger from the CCP2</li> </ul>													
		-			the CO	P2									
bit 6	Unimplemen														
bit 5	VCFG1: Volta	-	erence	Configu	uration	oit (VRE	F- sour	ce)							
	1 = VREF- (A 0 = AVSS	N2)													
bit 4	VCFG0: Volta	age Ref	erence	Configu	uration	oit (VRE	F+ sour	ce)							
	1 = VREF+ (A	-		5											
	0 = AVDD														
bit 3-0	PCFG<3:0>:	A/D Po	rt Confi	guratio	n Contr	ol bits:									
	PCFG<3:0>	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0		
	0000	Α	А	А	Α	Α	А	А	А	Α	Α	Α	Α		
	0001	А	А	А	Α	А	А	А	А	А	Α	Α	Α		
	0010	А	А	А	А	А	А	А	А	А	А	А	Α		
	0011	А	А	А	А	А	А	А	А	А	А	А	Α		
	0100	D	А	А	А	А	А	А	А	А	Α	Α	Α		
	0101	D	D	А	А	А	А	А	А	А	А	А	А		
	0110	D	D	D	Α	А	А	А	А	А	Α	Α	Α		
	0111	D	D	D	D	А	А	А	А	А	А	Α	Α		
	1000	D	D	D	D	D	А	А	А	А	Α	Α	А		
	1001	D	D	D	D	D	D	А	А	А	А	А	А		
	1010	D	D	D	D	D	D	D	А	А	Α	Α	Α		
	1011	D	D	D	D	D	D	D	D	А	А	А	А		
	1100	D	D	D	D	D	D	D	D	D	А	А	А		
	1101	D	D	D	D	D	D	D	D	D	D	Α	А		
	1110	D	D	D	D	D	D	D	D	D	D	D	Α		
		1			1						1	1			
	1111	D	D	D	D	D	D	D	D	D	D	D	D		

#### REGISTER 2-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit
• • • • •							
Legend:	1- 1-14		- 14			-l (0)	
R = Readab		W = Writable	DIT				
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	<b>ADFM:</b> A/D F 1 = Right just 0 = Left justifi		elect bit				
bit 6	Unimplemen	ted: Read as '	)'				
bit 5-3	ACQT<2:0>:	A/D Acquisition	Time Select I	oits			
	111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD	)					
bit 2-0	111 = FRC (c 110 = FOSC/ 101 = FOSC/ 100 = FOSC/	16 4 Ilock derived fro 32 3	m A/D RC osc	tillator) <sup>(1)</sup>			

#### REGISTER 2-3: ADCON2: A/D CONTROL REGISTER 2


**Note 1:** If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVss) or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the



2: I/O pins have diode protection to VDD and VSS.

A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register

pair, the GO/DONE bit (ADCON0<1>) is cleared and the

A device Reset forces all registers to their Reset state.

This forces the A/D module to be turned off and any

conversion in progress is aborted. The value in the

ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown

The block diagram of the A/D module is shown in

A/D Interrupt Flag bit, ADIF, is set.

data after a Power-on Reset.

Figure 2-1.

Downloaded from Arrow.com.


After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 2.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D acquisition time (ADCON2)
  - Select A/D conversion clock (ADCON2)
  - Turn on A/D module (ADCON0)



- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear ADIF bit, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.



#### 2.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 2-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the		
	holding capacitor is disconnected from the							
	input pin.							

To calculate the minimum acquisition time, Equation 2-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 2-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
Vdd	=	$3V \rightarrow Rss = 2 \ k\Omega$
Temperature	=	85°C (system max.)

#### EQUATION 2-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

#### EQUATION 2-2: A/D MINIMUM CHARGING TIME

 $VHOLD = (VREF - (VREF/2048)) \cdot (1 - e^{(-TC/CHOLD(RIC + RSS + RS))})$ or  $TC = -(CHOLD)(RIC + RSS + RS) \ln(1/2048)$ 

#### EQUATION 2-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF				
TAMP	=	0.2 μs				
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs				
Tempera	Temperature coefficient is only required for temperatures $> 25^{\circ}$ C. Below 25°C, TCOFF = 0 ms.					
Тс	=	-(Chold)(Ric + Rss + Rs) $\ln(1/2048)$ µs -(25 pF) (1 k $\Omega$ + 2 k $\Omega$ + 2.5 k $\Omega$ ) ln(0.0004883) µs 1.05 µs				
TACQ	=	0.2 μs + 1 μs + 1.2 μs 2.4 μs				

#### 2.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT<2:0> bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

#### 2.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 12-bit conversion. The source of the A/D conversion clock is software selectable.

There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD.

Table 2-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

#### TABLE 2-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock S	Maximum	
Operation	ADCS<2:0>	Device Frequency
2 Tosc	000	2.86 MHz
4 Tosc	100	5.71 MHz
8 Tosc	001	11.43 MHz
16 Tosc	101	22.86 MHz
32 Tosc	010	40.0 MHz
64 Tosc	110	40.0 MHz
RC <sup>(2)</sup>	x11	1.00 MHz <sup>(1)</sup>

Note 1: The RC source has a typical TAD time of  $4 \ \mu s$ .

2: For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification.

#### 2.4 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
  - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

<sup>© 2009</sup> Microchip Technology Inc.

#### 2.5 A/D Conversions

Figure 2-3 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 2-4 shows the operation of the A/D converter after the GO/DONE bit has been set; the ACQT<2:0> bits are set to '010' and a 4 TAD acquisition time is selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.


Note:	The GO/DONE bit should NOT be set in
	the same instruction that turns on the A/D.

#### 2.6 Use of the CCP2 Trigger


An A/D conversion can be started by the "Special Event Trigger" of the CCP2 module. This requires that the CCP2M<3:0> bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time is selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

#### FIGURE 2-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



#### FIGURE 2-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



DS39948A-page 34

#### 2.7 A/D Converter Calibration

The A/D converter in the PIC18F87J93 family of devices includes a self-calibration feature which compensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON0<7>). The next time the GO/DONE bit is set, the module will perform a "dummy" conversion (which means it is reading none of the input channels) and store the resulting value internally to compensated.

The calibration process assumes that the device is in a relatively steady-state operating condition. If A/D calibration is used, it should be performed after each device Reset or if there are other major changes in operating conditions.

#### 2.8 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D RC clock to be selected. If bits, ACQT<2:0>, are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCSx bits in the OSCCON register must have already been cleared prior to starting the conversion.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	2
PIR1	—	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF	2
PIE1	—	ADIE	RC1IE	TX1IE	SSPIE	_	TMR2IE	TMR1IE	2
IPR1	—	ADIP	RC1IP	TX1IP	SSPIP	_	TMR2IP	TMR1IP	2
PIR3	_	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	2
PIE3	—	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	2
IPR3	_	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	2
ADRESH	A/D Result Register High Byte							2	
ADRESL	A/D Result Register Low Byte							2	
ADCON0	ADCAL	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	2
ADCON1	TRIGSEL	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	2
ADCON2	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	2
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	2
PORTA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	2
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	2
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	—	2
TRISF	TRISF5	TRISF4	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	_	2

TABLE 2-2: SUMMARY OF A/D REGISTERS

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

**Note 1:** RA<7:6> and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as '0'.

2: For these Reset values, see Section 4.0 "Reset" of the "PIC18F87J90 Family Data Sheet" (DS39933).

NOTES:

# 3.0 SPECIAL FEATURES OF THE CPU

- Note 1: This section documents only the CPU features that are different from, or in addition to, the features of the PIC18F87J90 family devices.
  - For additional details on the Configuration bits, refer to Section 24.1 "Configuration Bits" in the "PIC18F87J90 Family Data Sheet" (DS39933).

## 3.1 Device ID Registers

The Device ID registers are "read-only" registers. They identify the device type and revision for device programmers and can be read by firmware using table reads.

## TABLE 3-1: DEVICE ID REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value <sup>(1)</sup>
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	XXXX XXXX <sup>(2)</sup>
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 10x1 <sup>(2)</sup>

**Legend:** x = unknown, - = unimplemented. Shaded cells are unimplemented, read as '0'.

**Note 1:** Values reflect the unprogrammed state as received from the factory and following Power-on Resets. In all other Reset states, the configuration bytes maintain their previously programmed states.

2: See Register 3-1 and Register 3-2 for DEVID values. These registers are read-only and cannot be programmed by the user.

#### REGISTER 3-1: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F87J93 FAMILY DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7				•	•		bit 0

Legend:			
R = Read-	-only bit		
bit 7-5	DEV<2:0>: Device ID bits		
	111 = PIC18F87J93		
	110 = PIC18F86J93		

 010 = PIC18F66J93

 bit 4-0
 **REV<4:0>:** Revision ID bits

 These bits are used to indicate the device revision.

011 = PIC18F67J93

### REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F87J93 FAMILY DEVICES

R	R	R	R	R	R	R	R
DEV10 <sup>(1)</sup>	DEV9 <sup>(1)</sup>	DEV8 <sup>(1)</sup>	DEV7 <sup>(1)</sup>	DEV6 <sup>(1)</sup>	DEV5 <sup>(1)</sup>	DEV4 <sup>(1)</sup>	DEV3 <sup>(1)</sup>
bit 7							bit 0

Legend:	
R = Read-only bit	

bit 7-0 **DEV<10:3>:** Device ID bits<sup>(1)</sup> These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number. 0101 0000 = PIC18F87J93 family devices

**Note 1:** The values for DEV<10:3> may be shared with other device families. The specific device is always identified by using the entire DEV<10:0> bit sequence.

# 4.0 ELECTRICAL CHARACTERISTICS

Note: Other than some basic data, this section documents only the PIC18F87J93 family devices' specifications that differ from those of the PIC18F87J90 family devices. For detailed information on the electrical specifications shared by the PIC18F87J93 family and PIC18F87J90 family devices, see the "PIC18F87J90 Family Data Sheet" (DS39933).


## Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias40°C to +100°C
Storage temperature
Voltage on any digital only I/O pin or MCLR with respect to Vss (except VDD)
Voltage on any combined digital and analog pin with respect to Vss (except VDD and MCLR)0.3V to (VDD + 0.3V)
Voltage on VDDCORE with respect to VSS0.3V to 2.75V
Voltage on VDD with respect to Vss
Total power dissipation (Note 1)1.0W
Maximum current out of Vss pin
Maximum current into VDD pin
Maximum output current sunk by PORTA<7:6> and any PORTB and PORTC I/O pins
Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pins
Maximum output current sunk by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins
Maximum output current sourced by PORTA<7:6> and any PORTB and PORTC I/O pins
Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins
Maximum output current sourced by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins
Maximum current sunk by all ports combined


**Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD  $- \sum$  IOH} +  $\sum$  {(VDD - VOH) x IOH} +  $\sum$ (VOL x IOL)

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.





## FIGURE 4-2: VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (INDUSTRIAL)<sup>(1)</sup>




Param No.	Sym	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution		—	12	bit	$\Delta V \text{Ref} \geq 3.0 V$
A03	EIL	Integral Linearity Error	_	<±1	±2.0	LSB	$\Delta VREF \ge 3.0V$
A04	Edl	Differential Linearity Error		<±1	±1.5	LSB	$\Delta V \text{Ref} \ge 3.0 \text{V}$
A06	EOFF	Offset Error	_	<±1	±5	LSB	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error	_	<±1	±3	LSB	$\Delta VREF \ge 3.0V$
A10	—	Monotonicity	Gu	uarantee	d(1)	—	$VSS \le VAIN \le VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	3	—	Vdd - Vss	V	For 12-bit resolution
A21	Vrefh	Reference Voltage High	Vss + 3.0V		Vdd + 0.3V	V	For 12-bit resolution
A22	Vrefl	Reference Voltage Low	Vss - 0.3V	_	Vdd - 3.0V	V	For 12-bit resolution
A25	VAIN	Analog Input Voltage	Vrefl	_	Vrefh	V	Note 2
A30	ZAIN	Recommended Impedance of Analog Voltage Source		—	2.5	kΩ	
A50	IREF	VREF Input Current <sup>(2)</sup>		—	5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

#### TABLE 4-1: A/D CONVERTER CHARACTERISTICS: PIC18F87J93 FAMILY (INDUSTRIAL)

**Note 1:** The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.



### TABLE 4-2: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
130	Tad	A/D Clock Period	0.8	12.5 <sup>(1)</sup>	μS	Tosc based, VREF $\geq$ 3.0V
131	TCNV	Conversion Time (not including acquisition time) <sup>(2)</sup>	13	14	Tad	
132	TACQ	Acquisition Time <sup>(3)</sup>	1.4	—	μS	
135	Tswc	Switching Time from Convert $\rightarrow$ Sample	_	(Note 4)		
137	TDIS	Discharge Time	0.2	_	μS	

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.

**3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50Ω.

4: On the following cycle of the device clock.

# 5.0 PACKAGING INFORMATION

For packaging information, see the *"PIC18F87J93 Family Data Sheet"* (DS39933).

<sup>© 2009</sup> Microchip Technology Inc.

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision A (June 2009)

APPENDIX B: DEVICE DIFFERENCES

Original data sheet for PIC18F87J93 family devices.

The differences between the devices listed in this data sheet are shown in Table B-1.

### TABLE B-1: PIC18F87J93 FAMILY DEVICE DIFFERENCES

Features	PIC18F66J93	PIC18F67J93	PIC18F86J93	PIC18F87J93
Program Memory (Bytes)	64K	128K	64K	128K
Program Memory (Instructions)	32768	65536	32768	65536
Interrupt Sources	28	28	29	29
I/O Ports	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J
Capture/Compare/PWM Modules	2	2	2	2
Enhanced Capture/Compare/PWM Modules	3	3	3	3
Packages	64-Pin TQFP	64-Pin TQFP	80-Pin TQFP	80-Pin TQFP

<sup>© 2009</sup> Microchip Technology Inc.

## APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

#### Not Applicable

## APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (such as the PIC16C5X) to an Enhanced MCU device (such as the PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

## INDEX

## Α

A/D		
	A/D Converter Interrupt, Configuring	31
	Acquisition Requirements	
	ADCAL Bit	35
	ADCON0 Register	27
	ADCON1 Register	27
	ADCON2 Register	27
	ADRESH Register27,	30
	ADRESL Register	27
	Analog Port Pins, Configuring	33
	Associated Registers	35
	Configuring the Module	31
	Conversion Clock (TAD)	33
	Conversion Status (GO/DONE Bit)	30
	Conversions	
	Converter Calibration	35
	Converter Characteristics	
	Operation in Power-Managed Modes	35
	Overview	27
	Selecting and Configuring Automatic	
	Acquisition Time	33
	Special Event Trigger (CCP)	34
	Use of the CCP2 Trigger	
	olute Maximum Ratings	
-	AL Bit	
ADC	ON0 <u>Regis</u> ter	
	GO/DONE Bit	
	ON1 Register	
	ON2 Register	
	ESH Register	
	ESL Register27,	30
Anal	og-to-Digital Converter. See A/D.	

### В

#### Block Diagrams

A/D	30
Analog Input Model	31
PIC18F66J93/67J93	
PIC18F86J93/87J93	10

## С

Compare (CCP Module)	
Special Event Trigger	34
Conversion Considerations	
Customer Change Notification Service	49
Customer Notification Service	
Customer Support	49

## D

7
8
8
7

## Ε

-	
Electrica	I Characteristics
Equation	IS
	Acquisition Time
	) Minimum Charging Time
	culating the Minimum Required
•	Acquisition Time
Frrata	
Enata	
F	
Features	s Summary
	vice Overview
	xible Oscillator Structure
	D Driver and Keypad Interface
	v Power
	ipheral Highlights1
	ecial Microcontroller Attributes
Opt	
Internet	Address
	Sources
	Conversion Complete
Μ	
Microchi	p Internet Web Site 49
	n From Baseline to Enhanced Devices
-	
Ρ	
	ng Information 43
Pin Diag	Irams
PIC	C18F66J93/67J93
PIC	C18F86J93/87J934
Pin Fund	
AV	DD 17
AV	DD
AV	ss 17
AV	ss
EN	VREG 17, 26
LC	DBIAS3 15, 22
MC	LR 11, 18
OS	C1/CLKI/RA7
OS	C2/CLKO/RA6 11, 18
RA	0/AN0 11, 18
RA	1/AN1/SEG1811, 18
RA	2/AN2/VREF
RA	3/AN3/VREF+ 11, 18
RA	4/T0CKI/SEG14 11, 18
RA	5/AN4/SEG15 11, 18
RB	0/INT0/SEG30 12, 19
	1/INT1/SEG8 12, 19
RB	2/INT2/SEG9/CTED112, 19
	3/INT3/SEG10/CTED212, 19
	4/KBI0/SEG11
	5/KBI1/SEG29
	6/KBI2/PGC 12, 19
	7/KBI3/PGD 12, 19
	0/T10S0/T13CKI

RC1/T1OSI/CCP2/SEG32		
RC2/CCP1/SEG13	. 13,	20
RC3/SCK/SCL/SEG17	. 13,	20
RC4/SDI/SDA/SEG16		
RC5/SDO/SEG12	. 13,	20
RC6/TX1/CK1/SEG27	. 13.	20
RC7/RX1/DT1/SEG28		
RD0/SEG0/CTPLS		
RD0/SEG1		
RD1/SEG1		
RD2/SEG2		
RD3/SEG3		
RD4/SEG4		
RD5/SEG5		
RD6/SEG6		
RD0/SEG0		
RE0/LCDBIAS1		
RE1/LCDBIAS2		
RE3/COM0		
RE4/COM1		
RE5/COM2		
RE6/COM3		
RE7/CCP2/SEG31		
RF1/AN6/C2OUT/SEG19		
RF2/AN7/C1OUT/SEG20		
RF3/AN8/SEG21/C2INB		
RF4/AN9/SEG22/C2INA	. 16,	23
RF5/AN10/CVREF/SEG23/C1INB	16	22
RF6/AN11/SEG24/C1INA	. 16,	23
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25	. 16, 16,	23 23
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25 RG0/LCDBIAS0	16, 16, 17,	23 23 24
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25 RG0/LCDBIAS0 RG1/TX2/CK2	16, 16, 17, 17,	23 23 24 24
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25 RG0/LCDBIAS0	16, 16, 17, 17,	23 23 24 24
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25 RG0/LCDBIAS0 RG1/TX2/CK2 RG2/RX2/DT2/VLCAP1 RG3/VLCAP2	16, 16, 17, 17, 17, 17,	23 23 24 24 24 24 24
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25 RG0/LCDBIAS0 RG1/TX2/CK2 RG2/RX2/DT2/VLCAP1	16, 16, 17, 17, 17, 17,	23 23 24 24 24 24 24
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25 RG0/LCDBIAS0 RG1/TX2/CK2 RG2/RX2/DT2/VLCAP1 RG3/VLCAP2	16, 16, 17, 17, 17, 17, 17,	23 23 24 24 24 24 24 24
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25 RG0/LCDBIAS0 RG1/TX2/CK2 RG2/RX2/DT2/VLCAP1 RG3/VLCAP2 RG4/SEG26/RTCC RH0/SEG47 RH1/SEG46	16, 16, 17, 17, 17, 17, 17,	23 23 24 24 24 24 24 25 25
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25 RG0/LCDBIAS0 RG1/TX2/CK2 RG2/RX2/DT2/VLCAP1 RG3/VLCAP2 RG4/SEG26/RTCC RH0/SEG47 RH1/SEG46	16, 16, 17, 17, 17, 17, 17,	23 23 24 24 24 24 24 25 25
RF6/AN11/SEG24/C1INA RF7/AN5/SS/SEG25  RG0/LCDBIAS0  RG1/TX2/CK2  RG2/RX2/DT2/VLCAP1  RG3/VLCAP2  RG4/SEG26/RTCC  RH0/SEG47  RH1/SEG46  RH2/SEG45	16, 16, 17, 17, 17, 17, 17,	23 24 24 24 24 24 24 25 25 25
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44	16, 16, 17, 17, 17, 17, 17,	23 24 24 24 24 24 25 25 25 25
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40	16, 16, 17, 17, 17, 17, 17,	23 24 24 24 24 24 25 25 25 25 25 25
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41	16, 16, 17, 17, 17, 17, 17,	23 23 24 24 24 24 24 25 25 25 25 25 25 25
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42	16, 16, 17, 17, 17, 17, 17,	23 24 24 24 24 24 25 25 25 25 25 25 25 25 25
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43	16, 16, 17, 17, 17, 17, 17,	23 23 24 24 24 24 25 25 25 25 25 25 25 25 25 25
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0	16, 16, 17, 17, 17, 17, 17,	23 23 24 24 24 24 25 25 25 25 25 25 25 25 25 25 26
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33	16, 16, 17, 17, 17, 17, 17, 17,	23 24 24 24 24 25 25 25 25 25 25 25 25 25 25 25 25 25
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG43         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34	16, 16, 17, 17, 17, 17, 17, 17,	23 24 24 24 25 25 25 25 25 25 25 25 26 26 26
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34	16, 16, 17, 17, 17, 17, 17,	$\begin{array}{c} 23\\ 24\\ 24\\ 24\\ 24\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\end{array}$
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34         RJ3/SEG35         RJ4/SEG39	16, 16, 17, 17, 17, 17, 17,	$\begin{array}{c} 23\\ 24\\ 24\\ 24\\ 24\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\end{array}$
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34         RJ3/SEG35         RJ4/SEG39         RJ5/SEG38	16, 16, 17, 17, 17, 17, 17, 17,	$\begin{array}{c} 23\\ 24\\ 24\\ 24\\ 24\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26$
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34         RJ3/SEG35         RJ4/SEG39         RJ5/SEG38         RJ6/SEG37	16, 16, 17, 17, 17, 17, 17,	$\begin{array}{c} 23\\ 24\\ 24\\ 24\\ 24\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26$
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34         RJ3/SEG35         RJ4/SEG39         RJ5/SEG37         RJ6/SEG37         RJ7/SEG36	16, 16, 17, 17, 17, 17, 17,	$\begin{array}{c} 23\\ 24\\ 24\\ 24\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26$
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34         RJ3/SEG35         RJ4/SEG39         RJ5/SEG37         RJ6/SEG37         RJ7/SEG36         VDD	16, 16, 17, 17, 17, 17, 17, 17,	$\begin{array}{c} 23\\ 24\\ 24\\ 24\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 17\\ \end{array}$
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34         RJ3/SEG35         RJ4/SEG39         RJ5/SEG37         RJ6/SEG37         RJ7/SEG36         VDD	16, 16, 17, 17, 17, 17, 17, 17,	$\begin{array}{c} 23\\ 24\\ 24\\ 24\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 17\\ 26\end{array}$
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34         RJ3/SEG35         RJ3/SEG35         RJ4/SEG39         RJ5/SEG37         RJ7/SEG36         VDD         VDD         VDD	16, 16, 17, 17, 17, 17, 17, 17, 17, 17,	$\begin{array}{c} 23\\ 24\\ 24\\ 24\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 17\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26$
RF6/AN11/SEG24/C1INA         RF7/AN5/SS/SEG25         RG0/LCDBIAS0         RG1/TX2/CK2         RG2/RX2/DT2/VLCAP1         RG3/VLCAP2         RG4/SEG26/RTCC         RH0/SEG47         RH1/SEG46         RH2/SEG45         RH3/SEG44         RH4/SEG40         RH5/SEG41         RH6/SEG42         RH7/SEG43         RJ0         RJ1/SEG33         RJ2/SEG34         RJ3/SEG35         RJ4/SEG39         RJ5/SEG37         RJ6/SEG37         RJ7/SEG36         VDD	16, 16, 17, 17, 17, 17, 17, 17, 17, 17,	$\begin{array}{c} 23\\ 24\\ 24\\ 24\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 25\\ 26\\ 26\\ 26\\ 26\\ 26\\ 26\\ 17\\ 17\\ 26\\ 17\\ 17\\ 26\\ 17\\ 17\\ 17\\ 10\\ 10\\ 10\\ 10\\ 10\\ 10\\ 10\\ 10\\ 10\\ 10$

Pinout I/O Descriptions	
PIC18F6XJ93	11
PIC18F8XJ93	18
Product Identification System	51

### R

Reader Response	50
Registers	
ADCON0 (A/D Control 0)	27
ADCON1 (A/D Control 1)	28
ADCON2 (A/D Control 2)	
DEVID1 (Device ID 1)	
DEVID2 (Device ID 2)	38
Revision History	
S	
Special Features of the CPU	37
т	
Timing Diagrams	
A/D Conversion	42

### ۷

Voltage-Frequency Graphs	
Regulator Disabled, Industrial 40	
Regulator Enabled, Industrial 40	

A/D Conversion Requirements ...... 42

**Timing Diagrams and Specifications** 

#### W

Worldwide Sales and Service Offices 52	
WWW Address 49	
WWW, On-Line Support 6	

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	n: Name	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Арр	lication (optional):	
Wou	Ild you like a reply?YN	
Dev	ice: PIC18F87J93 Family	Literature Number: DS39948A
Que	stions:	
1.	What are the best features of this do	cument?
2.	How does this document meet your	hardware and software development needs?
3.	Do you find the organization of this o	locument easy to follow? If not, why?
4	What additions to the desumant do.	iou think would onhonce the structure and subject?
4.	what additions to the document do y	ou think would enhance the structure and subject?
5.	What deletions from the document c	ould be made without affecting the overall usefulness?
0.		
6.	Is there any incorrect or misleading i	nformation (what and where)?
7.	How would you improve this docume	ent?

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain purchasing information such as pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X <u>/XX XXX</u> Temperature Package Pattern Range	<ul> <li>Examples:</li> <li>a) PIC18F87J93-I/PT 301 = Industrial temperature, TQFP package, QTP pattern #301.</li> <li>b) PIC18F87J93T-I/PT = Tape and reel, Industrial temperature, TQFP package.</li> </ul>
Device <sup>(1,2)</sup>	PIC18F66J93, PIC18F66J93T PIC18F67J93, PIC18F67J93T PIC18F86J93, PIC18F86J93T PIC18F87J93, PIC18F87J93T	
Temperature Range	$I = -40^{\circ}C$ to +85°C (Industrial)	
Package	PT = TQFP (Thin Quad Flatpack)	
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	Note 1: F = Standard Voltage Range 2: T = In Tape and Reel

<sup>© 2009</sup> Microchip Technology Inc.



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

**Kokomo** Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09

Preliminary