

Figure 2. Simplified Accelerometer Functional Block Diagram

Table 1. Maximum Ratings

(Maximum ratings are the limits to which the device can be exposed without causing permanent damage.)

Rating	Symbol	Value	Unit
Maximum Acceleration (all axis)	9 _{max}	±5000	g
Supply Voltage	V_{DD}	-0.3 to +3.6	V
Drop Test ⁽¹⁾	D _{drop}	1.8	m
Storage Temperature Range	T _{stg}	-40 to +125	°C

^{1.} Dropped onto concrete surface from any axis.

ELECTRO STATIC DISCHARGE (ESD)

WARNING: This device is sensitive to electrostatic discharge.

Although the Freescale accelerometer contains internal 2000 volts ESD protection circuitry, extra precaution must be taken by the user to protect the chip from ESD. A charge of over 2000 volts can accumulate on the human body or associated test equipment. A charge of this magnitude can

alter the performance or cause failure of the chip. When handling the accelerometer, proper ESD precautions should be followed to avoid exposing the device to discharges which may be detrimental to its performance.



Table 2. Operating Characteristics

Unless otherwise noted: $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 105^{\circ}\text{C}$, 2.2 V $\le \text{V}_{\text{DD}} \le 3.6$ V, Acceleration = 0g, Loaded output⁽¹⁾

Characteristic	Symbol	Min	Тур	Max	Unit
Operating Range ⁽²⁾ Supply Voltage ⁽³⁾ Supply Current Supply Current at Sleep Mode ⁽⁴⁾ Operating Temperature Range Acceleration Range, X-Axis, Y-Axis, Z-Axis	V _{DD} I _{DD} I _{DD} T _A	2.2 — — — —40	3.3 500 3.0 —	3.6 800 10 +105	V μΑ μΑ °C
g-Select1 & 2: 00 g-Select1 & 2: 10 g-Select1 & 2: 01 g-Select1 & 2: 11	9FS 9FS 9FS 9FS	_ _ _ _	±1.5 ±2.0 ±4.0 ±6.0	_ _ _ _	g g g
Output Signal Zero-g ($T_A = 25$ °C, $V_{DD} = 3.3 \text{ V}$) ⁽⁵⁾ Zero-g ⁽⁴⁾ X-axis Y-axis Z-axis Sensitivity ($T_A = 25$ °C, $V_{DD} = 3.3 \text{ V}$)	V _{OFF} V _{OFF} , T _A	1.485 ±2.6 ⁽⁶⁾ ±5.8 ⁽⁶⁾ ±1.0 ⁽⁶⁾	1.65 ±0.6 ±5.8 ±0.8	1.815 ±3.8 ⁽⁷⁾ ±5.9 ⁽⁷⁾ ±0.8 ⁽⁷⁾	V mg/°C
1.5g 2g 4g 6g Sensitivity ⁽⁴⁾ X-axis Y-axis Z-axis Bandwidth Response	S _{1.5g} S _{2g} S _{4g} S _{6g} S,T _A	740 555 277.5 185 ±0.02 ⁽⁶⁾ ±0.01 ⁽⁶⁾ ±0.01 ⁽⁶⁾	800 600 300 200 ±0.02 ±0.01 ±0.00	860 645 322.5 215 ±0.02 ⁽⁷⁾ ±0.01 ⁽⁷⁾	mV/g mV/g mV/g mV/g %/°C
XY Z	f _{-3dB} f _{-3dB}		350 150	_ _	Hz Hz
Noise RMS (0.1 Hz – 1 kHz) ⁽⁴⁾ Power Spectral Density RMS (0.1 Hz – 1 kHz) ⁽⁴⁾	n _{RMS}	_	4.7 350		mVrms μg/√Hz
Control Timing Power-Up Response Time ⁽⁸⁾ Enable Response Time ⁽⁹⁾ Sensing Element Resonant Frequency XY Z Internal Sampling Frequency	tresponse tenable fgcell fgcell fclk	_ _ _	1.0 0.5 6.0 3.4 11	2.0 2.0 — —	ms ms kHz kHz kHz
Output Stage Performance Full-Scale Output Range (I _{OUT} = 30 μA)	V _{FSO}	V _{SS} +0.25		V _{DD} -0.25	V
Nonlinearity, X _{OUT} , Y _{OUT} , Z _{OUT}	NL _{OUT}	-1.0	_	+1.0	%FSO
Cross-Axis Sensitivity ⁽¹⁰⁾	V _{XY, XZ, YZ}	_	_	5.0	%
Ratiometric Error ⁽¹¹⁾	error		_	_	%

- 1. For a loaded output, the measurements are observed after an RC filter consisting of a 1.0 k Ω resistor and a 0.1 μ F capacitor on V_{DD} -GND.
- 2. These limits define the range of operation for which the part will meet specification.
- 3. Within the supply range of 2.2 and 3.6 V, the device operates as a fully calibrated linear accelerometer. Beyond these supply limits the device may operate as a linear device but is not guaranteed to be in calibration.
- 4. This value is measured with g-Select in 1.5g mode.
- 5. The device can measure both + and acceleration. With no input acceleration the output is at midsupply. For positive acceleration the output will increase above $V_{DD}/2$. For negative acceleration, the output will decrease below $V_{DD}/2$.
- 6. These values represent the 10th percentile, not the minimum.
- 7. These values represent the 90th percentile, not the maximum.
- 8. The response time between 10% of full scale V_{DD} input voltage and 90% of the final operating output voltage.
- 9. The response time between 10% of full scale Sleep Mode input voltage and 90% of the final operating output voltage.
- 10. A measure of the device's ability to reject an acceleration applied 90 from the true axis of sensitivity.
- 11. Zero-g offset ratiometric error can be typically >20% at V_{DD} = 2.2 V. Sensitivity ratiometric error can be typically >3% at V_{DD} = 2.2. Consult factory for additional information



PRINCIPLE OF OPERATION

The Freescale accelerometer is a surface-micromachined integrated-circuit accelerometer.

The device consists of two surface micromachined capacitive sensing cells (g-cell) and a signal conditioning ASIC contained in a single integrated circuit package. The sensing elements are sealed hermetically at the wafer level using a bulk micromachined cap wafer.

The g-cell is a mechanical structure formed from semiconductor materials (polysilicon) using semiconductor processes (masking and etching). It can be modeled as a set of beams attached to a movable central mass that move between fixed beams. The movable beams can be deflected from their rest position by subjecting the system to an acceleration (Figure 3).

As the beams attached to the central mass move, the distance from them to the fixed beams on one side will increase by the same amount that the distance to the fixed beams on the other side decreases. The change in distance is a measure of acceleration.

The g-cell beams form two back-to-back capacitors (Figure 3). As the center beam moves with acceleration, the distance between the beams changes and each capacitor's value will change, (C = $A\epsilon/D$). Where A is the area of the beam, ϵ is the dielectric constant, and D is the distance between the beams.

The ASIC uses switched capacitor techniques to measure the g-cell capacitors and extract the acceleration data from the difference between the two capacitors. The ASIC also signal conditions and filters (switched capacitor) the signal, providing a high level output voltage that is ratiometric and proportional to acceleration.




Figure 3. Simplified Transducer Physical Model

SPECIAL FEATURES

g-Select

The g-Select feature allows for the selection among 4 sensitivities present in the device. Depending on the logic input placed on pins 1 and 2, the device internal gain will be changed allowing it to function with a 1.5g, 2g, 4g, or 6g sensitivity (Table 3). This feature is ideal when a product has applications requiring different sensitivities for optimum performance. The sensitivity can be changed at anytime during the operation of the product. The g-Select1 and g-Select2 pins can be left unconnected for applications requiring only a 1.5g sensitivity as the device has an internal pull-down to keep it at that sensitivity (800mV/g).

Table 3. g-Select Pin Descriptions

g-Select2	g-Select1	g-Range	Sensitivity
0	0	1.5g	800 mV/g
0	1	2g	600 mV/g
1	0	4g	300 mV/g
1	1	6g	200 mV/g

Sleep Mode

The 3 axis accelerometer provides a Sleep Mode that is ideal for battery operated products. When Sleep Mode is active, the device outputs are turned off, providing significant reduction of operating current. A low input signal on pin 12 (Sleep Mode) will place the device in this mode and reduce the current to 3 μA typ. For lower power consumption, it is recommended to set g-Select1 and g-Select2 to 1.5g mode. By placing a high input signal on pin 12, the device will resume to normal mode of operation.

Filtering

The 3 axis accelerometer contains onboard single-pole switched capacitor filters. Because the filter is realized using switched capacitor techniques, there is no requirement for external passive components (resistors and capacitors) to set the cut-off frequency.

Ratiometricity

Ratiometricity simply means the output offset voltage and sensitivity will scale linearly with applied supply voltage. That is, as supply voltage is increased, the sensitivity and offset increase linearly; as supply voltage decreases, offset and sensitivity decrease linearly. This is a key feature when interfacing to a microcontroller or an A/D converter because it provides system level cancellation of supply induced errors in the analog to digital conversion process. Offset ratiometric error can be typically >20% at $V_{DD}=2.2\ V$. Sensitivity ratiometric error can be typically >3% at $V_{DD}=2.2\ V$. Consult factory for additional information.



BASIC CONNECTIONS

Pin Descriptions




Figure 4. Pinout Description

Table 4. Pin Descriptions

Pin No.	Pin Name	Description
1	g-Select1	Logic input pin to select g level.
2	g-Select2	Logic input pin to select g level.
3	V_{DD}	Power Supply Input
4	V _{SS}	Power Supply Ground
5 - 7	N/C	No internal connection. Leave unconnected.
8 - 11	N/C	Unused for factory trim. Leave unconnected.
12	Sleep Mode	Logic input pin to enable product or Sleep Mode.
13	Z _{OUT}	Z direction output voltage.
14	Y _{OUT}	Y direction output voltage.
15	X _{OUT}	X direction output voltage.
16	N/C	No internal connection. Leave unconnected.




Figure 5. Accelerometer with Recommended Connection Diagram

PCB Layout






Figure 6. Recommended PCB Layout for Interfacing Accelerometer to Microcontroller

NOTES:

- Verify V_{DD} line has the ability to reach 2.2 V in ≤ 0.1 ms as measured on the device at the V_{DD} pin. Rise times greater than this most likely will prevent start up operation.
- 2. Physical coupling distance of the accelerometer to the microcontroller should be minimal.
- 3. The flag underneath the package is internally connected to ground. It is not recommended for the flag to be soldered down.
- 4. Place a ground plane beneath the accelerometer to reduce noise, the ground plane should be attached to all of the open ended terminals shown in Figure 6.
- 5. Use an RC filter with 1.0 k Ω and 0.1 μ F on the outputs of the accelerometer to minimize clock noise (from the switched capacitor filter circuit).
- PCB layout of power and ground should not couple power supply noise.
- Accelerometer and microcontroller should not be a high current path.
- 8. A/D sampling rate and any external power supply switching frequency should be selected such that they do not interfere with the internal accelerometer sampling frequency (11 kHz for the sampling frequency). This will prevent aliasing errors.
- PCB layout should not run traces or vias under the QFN part. This could lead to ground shorting to the accelerometer flag.










MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the surface mount packages must be the correct size to ensure proper solder connection interface between the board and the package.

With the correct footprint, the packages will self-align when subjected to a solder reflow process. It is always recommended to design boards with a solder mask layer to avoid bridging and shorting between solder pads.

The flag underneath the package is internally connected to ground. It is not recommended for the flag to be soldered down.



Note: The die pad (flag) is not generally recommended to be soldered down for consumer product application. All dimensions are in mm.

Figure 7. PCB Footprint for 16-Lead QFN, 6x6 mm for Consumer Grade Products and Applications



PCB DESIGN GUIDELINES

The following are the recommended guidelines to follow for mounting QFN sensors for either automotive or consumer applications.

- NSMD (Non Solder Mask Defined) is shown in Figure 8.
- 2. Solder mask opening = PCB land pad +0.1 mm.
- 3. Stencil aperture size = PCB land pad -0.025mm, as shown in Figure 9 with a 6mil stencil.
- 4. Do not place insertion components or vias at a distance less than 2mm from the package land area.
- Signal trace connected to pads should be as symmetric as possible. Put dummy traces if there is NC pads, in order to have same length of exposed trace for all pads. Signal traces with 0.1mm width and

- min. 0.5mm length for all PCB land pad near package are recommended as shown in Figure 8 and Figure 9. Wider trace can be continued after the 0.5mm zone.
- Use a standard pick and place process and equipment (no hand soldering process).
- It is recommended to use a cleanable solder paste with an additional cleaning step after SMT mount
- It is recommended to avoid screwing down the PCB to fix it into an enclosure since this may cause the PCB to bend.
- 9. PC boards should be rated for multiple reflow of leadfree conditions with 260°C maximum temperature.






Figure 8. NSMD Solder Mask Design Guidelines





PACKAGE DIMENSIONS




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ME		CAL OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: QUAD FLAT N	NON-LEADED	DOCUMENT NO): 98ASA10651D	REV: B
PACKAGE (QFN) FOR SENSORS		CASE NUMBER	R: 1622–02	27 SEP 2006
16 TERMINAL, 1.0 PI	ICH (6 X 6 X 1.45	STANDARD: NO	DN-JEDEC	

PAGE 1 OF 3

CASE 1622-02 ISSUE B 16-LEAD QFN



PACKAGE DIMENSIONS



DETAIL G VIEW ROTATED 90' CW

FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	AL OUTLINE	PRINT VERSION NC	T TO SCALE
TITLE: QUAD FLAT NON-LEA	ADED	DOCUMENT NO): 98ASA10651D	REV: B
PACKAGE (QFN) FOR SE		CASE NUMBER	2: 1622–02	27 SEP 2006
16 TERMINAL, 1.0 PITCH (6	X 6 X 1.45)	STANDARD: NO	N-JEDEC	

PAGE 2 OF 3

CASE 1622-02 ISSUE B 16-LEAD QFN



PACKAGE DIMENSIONS

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- THIS DIMENSION APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25MM AND 0.30MM FROM TERMINAL TIP.
- 4 COPLANARITY APPLIES TO THE EXPOSED HEAT SLUG, TERMINALS AND CORNER PADS.
- 5. RADIUS ON TERMINAL IS OPTIONAL.
- 6. MINIMUM METAL GAP SHOULD BE 0.2MM EXCEPT GAP BETWEEN CORNER PADS AND THE EXPOSED HEAT SLUG.

FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NC	T TO SCALE
TITLE: QUAD FLAT NON-LE	ADED	DOCUMENT NO): 98ASA10651D	REV: B
PACKAGE (QFN) FOR SENSORS		CASE NUMBER	2: 1622–02	27 SEP 2006
16 TERMINAL, 1.0 PITCH (6	X 6 X 1.45)	STANDARD: NO	N-JEDEC	

PAGE 3 OF 3

CASE 1622-02 ISSUE B 16-LEAD QFN



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed: Freescale Semiconductor, Inc.

Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2005-2008. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.



MMA7260QT Rev. 5 03/2008