



32-bit Arm® Cortex®-M3 FM3 Microcontroller

The MB9B410R Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with high-performance and competitive cost. These series are based on the Arm Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (CAN, UART, CSIO, I²C, LIN). The products which are described in this data sheet are placed into TYPE4 product categories in FM3 Family Peripheral Manual.

Features

32-bit Arm Cortex-M3 Core

- ■Processor version: r2p1
- ■Up to 144MHz Frequency Operation
- Memory Protection Unit (MPU): improves the reliability of an embedded system
- ■Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
- ■24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

These series are based on two independent on-chip Flash memories.

- MainFlash
 - □ Up to 512 Kbyte
 - □ Built-in Flash Accelerator System with 16 Kbyte trace buffer memory
 - □ The read access to Flash memory can be achieved without wait cycle up to operation frequency of 72 MHz. Even at the operation frequency more than 72 MHz, an equivalent access to Flash memory can be obtained by Flash Accelerator System.
 - ☐ Security function for code protection
- ■WorkFlash
 - □ 32 Kbyte
 - □ Read cycle
 - □ 4 wait-cycle: the operation frequency more than 72 MHz
 - □ 2 wait-cycle: the operation frequency more than 40 MHz, and to 72 MHz
 - □ 0 wait-cycle: the operation frequency to 40 MHz
 - ☐ Security function is shared with code protection

[SRAM]

This Series contain a total of up to 64 Kbyte on-chip SRAM. This is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

□ SRAM0: Up to 32 Kbyte □ SRAM1: Up to 32 Kbyte

External Bus Interface

- ■Supports SRAM, NOR and NAND Flash device
- ■Up to 8 chip selects
- ■8-/16-bit Data width
- ■Up to 25-bit Address bit
- ■Maximum area size: Up to 256 Mbytes
- Supports Address/Data multiplex
- ■Supports external RDY input

CAN Interface (Max two channels)

- Compatible with CAN Specification 2.0A/B
- Maximum transfer rate: 1 Mbps
- Built-in 32 message buffer

Multi-function Serial Interface (Max eight channels)

- 4 channels with 16 steps×9-bit FIFO (ch.4 to ch.7), 4 channels without FIFO (ch.0 to ch.3)
- Operation mode is selectable from the followings for each channel.
 - □ UART
- □ CSIO
- □ I²C

■UART

- □ Full-duplex double buffer
- □ Selection with or without parity supported
- □ Built-in dedicated baud rate generator
- □ External clock available as a serial clock
- ☐ Hardware Flow control: Automatically control the transmission by CTS/RTS (only ch.4)
- □ Various error detect functions available (parity errors, framing errors, and overrun errors)

■CSIO

- □ Full-duplex double buffer
- □ Built-in dedicated baud rate generator
- □ Overrun error detect function available



- LIN
 - □ LIN protocol Rev.2.1 supported
 - □ Full-duplex double buffer
 - □ Master/Slave mode supported
 - □ LIN break field generate (can be changed 13 to 16-bit length)
 - □ LIN break delimiter generate (can be changed 1 to 4-bit length)
- □ Various error detect functions available (parity errors, framing errors, and overrun errors)
- ■I²C
 - □ Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported

DMA Controller (Eight channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- ■8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4 Gbyte)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- ■Transfer data type: byte/half-word/word
- ■Transfer block count: 1 to 16
- ■Number of transfers: 1 to 65536

A/D Converter (Max 16 channels)

- ■12-bit A/D Converter
 - □ Successive Approximation Register type
 - □ Built-in 3 unit
 - □ Conversion time: 1.0 µs @ 5 V
 - ☐ Priority conversion available (priority at 2 levels)
 - □ Scanning conversion mode
 - ☐ Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

Base Timer (Max eight channels)

Operation mode is selectable from the followings for each channel.

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer

General Purpose I/O Port

This series can use its pins as general purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- ■Capable of pull-up control per pin
- ■Capable of reading pin level directly
- ■Built-in the port relocate function
- ■Up 103 fast general purpose I/O Ports @ 120 pin Package
- Some pin is 5 V tolerant I/O.

 See "4 List of Pin Functions" to confirm the corresponding pins.

Multi-function Timer (Max three units)

The Multi-function timer is composed of the following blocks.

- ■16-bit free-run timer × 3 ch./unit
- ■Input capture × 4 ch./unit
- ■Output compare × 6 ch./unit
- ■A/D activating compare × 3 ch./unit
- ■Waveform generator × 3 ch./unit
- ■16-bit PPG timer × 3 ch./unit

The following function can be used to achieve the motor control.

- ■PWM signal output function
- ■DC chopper waveform output function
- ■Dead time function
- ■Input capture function
- ■A/D convertor activate function
- ■DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count

Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

- ■Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- ■Timer interrupt function after set time or each set time.
- ■Capable of rewriting the time with continuing the time count.
- ■Leap year automatic count is available.



Quadrature Position/Revolution Counter (QPRC) (Max three channels)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- ■16-bit position counter
- ■16-bit revolution counter
- ■Two 16-bit compare registers

Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the followings for each channel.

- ■Free-running
- ■Periodic (=Reload)
- ■One-shot

Watch Counter

The Watch counter is used for wake up from power consumption mode.

■Interval timer: up to 64 s (Max) @ Sub Clock: 32.768 kHz

External Interrupt Controller Unit

- ■Up to 16 external interrupt input pin
- ■Include one non-maskable interrupt (NMI)

Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power consumption mode except Stop mode.

CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- ■CCITT CRC16 Generator Polynomial: 0x1021
- ■IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

Clock and Reset

■Clocks

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

□ Main Clock:
□ Sub Clock:
□ High-speed internal CR Clock:
□ Low-speed internal CR Clock:
100 kHz

■Resets

- ☐ Reset requests from INITX pin
- □ Power on reset
- □ Software reset
- □ Watchdog timers reset
- □ Low-voltage detector reset
- □ Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

■LVD1: error reporting via interrupt

■LVD2: auto-reset operation

Low-Power Consumption Mode

Three power consumption modes supported.

- ■Sleep
- ■Timer
- ■Stop

Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.

Power Supply

Wide range voltage:

VCC = 2.7 V to 5.5 V



Table of Contents

Feature		
	Product Lineup	
2.	Packages	8
3.	Pin Assignments	9
4.	List of Pin Functions	13
5 . I	I/O Circuit Type	40
6.	Handling Precautions	45
6.1	Precautions for Product Design	45
6.2	Precautions for Package Mounting	46
6.3	Precautions for Use Environment	48
7. I	Handling Devices	49
8. I	Block Diagram	51
9. I	Memory Size	51
10.	Memory Map	52
11.	Pin Status in Each CPU State	56
12.	Electrical Characteristics	60
12.1	Absolute Maximum Ratings	60
12.2	Recommended Operating Conditions	62
12.3	DC Characteristics	63
12.3.1	Current Rating	63
12.3.2	Pin Characteristics	65
12.4	AC Characteristics	67
12.4.1	Main Clock Input Characteristics	67
12.4.2	Sub Clock Input Characteristics	68
12.4.3	Internal CR Oscillation Characteristics	68
12.4.4	Operating Conditions of Main PLL (In the case of using main clock for input of PLL)	
12.4.5	Operating Conditions of Main PLL (In the case of using high-speed internal CR)	
12.4.6	Reset Input Characteristics	70
12.4.7	Power-on Reset Timing	
12.4.8	External Bus Timing	
12.4.9	Base Timer Input Timing	
12.4.10	9	
12.4.11	, ,	
12.4.12	3	
12.4.13		
12.4.14	š	
12.4.15	9	
12.5	12-bit A/D Converter	
12.6	Low-Voltage Detection Characteristics	
12.6.1	Low-Voltage Detection Reset	
12.6.2	Interrupt of Low-Voltage Detection	
12.7	MainFlash Memory Write/Erase Characteristics	
12.7.1	Write / Erase time	
12.7.2	Erase/write cycles and data hold time	
12.8	WorkFlash Memory Write/Erase Characteristics	
12.8.1	Write / Erase time	
12.8.2	Erase/write cycles and data hold time	99





12.9	Return Time from Low-Power Consumption Mode	100
	Return Factor: Interrupt	
12.9.2	Return Factor: Reset	102
13.	Ordering Information	104
	Package Dimensions	
15.	Major Changes	109
Docun	nent History	111
Sales.	Solutions, and Legal Information	112



1. Product Lineup

Memory Size

Product name		MB9BF412N/R	MB9BF414N/R	MB9BF415N/R	MB9BF416R
Mair	nFlash	128 Kbyte	256 Kbyte	384 Kbyte	512 Kbyte
Worl	kFlash	32 Kbyte	32 Kbyte	32 Kbyte	32 Kbyte
On-ch	nip RAM	16 Kbyte	32 Kbyte	48 Kbyte	64 Kbyte
	SRAM0	8 Kbyte	16 Kbyte	24 Kbyte	32 Kbyte
	SRAM1	8 Kbyte	16 Kbyte	24 Kbyte	32 Kbyte

Function

Product name			MB9BF412N MB9BF414N MB9BF415N MB9BF416N	MB9BF412R MB9BF414R MB9BF415R MB9BF416R		
Pin cou	nt		100/112	120		
0011			C	Cortex-M3		
CPU	Freq.			144 MHz		
Power s	supply voltage	range	VCC:	2.7 V to 5.5 V		
CAN			2	ch. (Max)		
DMAC				8ch.		
External Bus Interface			Addr: 25-bit (Max) R/Wdata: 8-/16-bit (Max) CS: 8 (Max) Support: SRAM, NOR Flash	Addr: 25-bit (Max) R/Wdata: 8-/16-bit (Max) CS: 8 (Max) Support: SRAM, NOR & NAND Flash		
(UART/	ial Interface CSIO/LIN/I ² C))	8 ch. (Max) ch.4 to ch.7: FIFO (16steps × 9-bit) ch.0 to ch.3: No FIFO			
Base Ti	mer Reload timer/P	WM/PPG)	8 ch. (Max)			
	A/D activation compare	3 ch.				
	Input capture	4 ch.				
MF- Timer	Free-run timer	3 ch.	3 (units (Max)		
	Output compare	6 ch.				
	Waveform generator	3 ch.				
0000	PPG	3 ch.				
QPRC			3	ch. (Max)		
Dual Tir				1 unit		
Real-Time Clock Watch Counter				1 unit		
CRC Accelerator			1 unit Yes			
Watchdog timer			1 ch. (SW) + 1 ch. (HW)			
External Interrupts			16 pins (Max) + NMI × 1			
I/O port			83 pins (Max)	103 pins (Max)		
	/D converter		16 ch. (3 units)			



Product name		MB9BF412N MB9BF412R MB9BF414N MB9BF414R MB9BF415N MB9BF415R MB9BF416N MB9BF416R				
CSV (Clock	k Super Visor)	Yes				
LVD (Low-\	Voltage Detector)	2 ch.				
Internal	High-speed	4 MHz				
osc	Low-speed	100 kHz				
Debug Function		SWJ-DP/ETM				

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.
 It is necessary to use the port relocate function of the General I/O port according to your function use.
 See "12 Electrical Characteristics 12.4 AC Characteristics 12.4.3 Internal CR Oscillation Characteristics" for accuracy of built-in CR.



2. Packages

Product name Package	MB9BF412N MB9BF414N MB9BF415N MB9BF416N	MB9BF412R MB9BF414R MB9BF415R MB9BF416R
QFP: PQH100 (0.65 mm pitch)	•	-
LQFP: LQI100 (0.5 mm pitch)	•	-
LQFP: LQM120 (0.5 mm pitch)	-	O
FBGA: LBC112 (0.8 mm pitch)	0	-

O: Supported


Note:

⁻ See "14. Package Dimensions" for detailed information on each package.



3. Pin Assignments


LQI100



Note:




LQM120



Note:




PQH100



Note:



LBC112



Note:

⁻ The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



4. List of Pin Functions

List of pin numbers

	Pin	No		Pin Name	I/O circuit	Pin state
LQFP-100	FBGA-112	LQFP-120	QFP-100		type	type
1	B1	1	79	VCC		-
				P50		
				INT00_0		
				AIN0_2		
2	C1	2	80	SIN3_1	E	Н
				RTO10_0		
				(PPG10_0)		
				MADATA00_0		
				P51		
				INT01_0		
				BIN0_2		
3	C2	3	81	SOT3_1	E	Н
3	02]	01	(SDA3_1)	L	11
				RTO11_0		
				(PPG10_0)		
				MADATA01_0		
				P52		
				INT02_0		
			-	ZIN0_2		
4	В3	4	00	SCK3_1	E	ш
4	БЗ	B3 4	4 82	(SCL3_1)	_	Н
				RTO12 0		
				(PPG12_0)		
				MADATA02_0		
				P53		н
				SIN6 0		
				TIOA1_2		
5	D1	5	83	INT07 2	E	
				RTO13 0		
				(PPG12_0)		
				MADATA03_0		
				P54		
				SOT6_0		
				(SDA6_0)		
6	D2	6	84	TIOB1 2	E	1
				RTO14 0		
				(PPG14_0)		
				MADATA04_0		
				P55		
	D3			SCK6 0	1	
		D3 7	85	(SCL6_0)		
7				ADTG_1	Е	1
				RTO15 0	1	
				(PPG14_0)		
				MADATA05_0	1	



		No		Pin Name	I/O circuit	Pin state			
LQFP-100	FBGA-112	LQFP-120	QFP-100		type	type			
				P56					
0	D5		86	INT08_2					
8	Do	8	00	DTTI1X_0	E	Н			
		0		MADATA06 0		11			
				SIN1_0					
-	-		-	(120pin only)					
				P57					
		9		SOT1_0	Е	1			
-	_	9	-	(SDA1_0)	E	· ·			
				MADATA07_0					
				P58					
				SCK1_0					
-	-	10	-	(SCL1_0)	E	I			
				AIN2_0					
				MADATA08_0					
				P59	-				
				SIN7_0					
_	_	11	_	RX1_1	E	Н			
				INT09_2	_	• • • • • • • • • • • • • • • • • • • •			
				BIN2_0					
				MADATA09_0					
							P5A		
				SOT7_0		I			
_	_	12	_	(SDA7_0)	E				
		12		TX1_1	_				
				ZIN2_0	_				
				MADATA10_0					
				P5B	_				
-	_	13	_	SCK7_0	E	1			
				(SCL7_0)	_				
				MADATA11_0					
				P30	-				
		14		AINO_0	-				
9	E1		87	TIOB0_1	-				
				INT03_2	E	Н			
		-		MADATA07_0 (100pin only)					
				MADATA12_0	-				
-	-	14	-	(120pin only)					
				P31					
					1				
				BINO_0	<u> </u>				
10		15		TIOB1_1	<u> </u>				
	E2		88	SCK6_1					
				(SCL6_1)	E	Н			
				INT04_2					
		-		MADATA08_0					
				(100pin only)					
-	-	15	-	MADATA13_0					
		1	1	(120pin only)					



		No		- Pin Name	I/O circuit	Pin state	
LQFP-100	FBGA-112	LQFP-120	QFP-100		type	type	
				P32			
				ZIN0_0			
		16		TIOB2_1			
11	E3	10	89	SOT6_1			
""	Lo		03	(SDA6_1)	E	Н	
				INT05_2		""	
		_		MADATA09_0			
		-		(100pin only)			
-	_	16	_	MADATA14_0			
-	-	10	-	(120pin only)			
				P33			
				INT04_0			
		17		TIOB3 1			
12	E4		90	SIN6_1			
				ADTG_6	E	Н	
			1	MADATA10_0			
		-		(100pin only)			
		4=		MADATA15_0			
-	-	17	-	(120pin only)			
				P34			
				FRCK0_0			
		18		TIOB4_1			
13	F1	F1		91	TX0 1	1 _	
			†	MADATA11 0	E	I	
		-		(100pin only)			
				MNALE 0			
-	-	18	-	(120pin only)			
				P35		Н	
				IC03_0			
		19		TIOB5_1			
14	F2	13	92	RX0_1			
17	1 2		32	INT08_1	E		
				MADATA12_0			
		-		(100pin only)			
				MNCLE 0			
-	-	19	-	(120pin only)			
				P36			
				IC02_0			
		20		SIN5_2	-		
15	F3		93		_		
				INT09_1	- E	Н	
		-		MADATA13_0			
				(100pin only)	4		
-	-	20	-	MNWEX_0			
				(120pin only)			
				P37	4		
		6.4		IC01_0			
46	6.4	21		SOT5_2			
16	G1	6 G1	G1	94	(SDA5_2)	_	
				INT10_1	E	Н	
	Γ	-		MADATA14_0			
				(100pin only)	_[
-	-	21	-	MNREX_0			
		'		(120pin only)			



	Pin	No No		T	I/O circuit	Pin state	
LQFP-100	FBGA-112	LQFP-120	QFP-100	Pin Name	type	type	
				P38			
				IC00_0			
		22		SCK5_2			
17	G2		95	(SCL5_2)	E	Н	
				INT11_1			
		-		MADATA15_0			
		-		(100pin only)			
				P39			
18	F4	23	96	DTTI0X_0	E	I	
				ADTG_2			
				P3A			
				RTO00_0			
40	00	0.4	07	(PPG00_0)	_		
19	G3	24	97	TIOA0_1	G	I	
				RTCCO_2			
				SUBOUT 2			
-	B2	-	-	VSS		-	
				P3B			
		_		RTO01_0	[
20	H1	25	98	(PPG00_0)	G	I	
				TIOA1 1	1		
				P3C			
				RTO02 0	1		
21	H2	26	99	(PPG02_0)	G	I	
				TIOA2 1	_		
				P3D	-		
22	G4	G4	27	100	RTO03_0	G	1
				(PPG02_0)	-		
				TIOA3_1			
				P3E	_		
23	Н3	H3	H3 28	1	RTO04_0	G	1
			-	(PPG04_0)	_		
				TIOA4_1			
				P3F			
24	J2	29	2	RTO05_0	G	1	
	JZ	25	(PPG04_0)	2		· ·	
				TIOA5_1			
25	L1	30	3	VSS		-	
26	J1	31	4	VCC		-	
				P40			
				TIOA0_0			
27	J4	32	5	RTO10_1	G	Н	
				(PPG10_1)			
				INT12_1			
				P41			
				TIOA1 0]		
28	L5	33	6	RTO11 1	G	Н	
-			1	(PPG10_1)			
				INT13 1	1		
				P42			
			_	TIOA2_0	1 _		
29	K5	34	7	RTO12 1	G	I	
				(PPG12_1)			
			 	P43	 		
				TIOA3_0	1		
30	J5	35	8	RTO13_1	G	1	
30	J:0	35	0		6	ı	
				(PPG12_1)	_		
				ADTG_7			



		n No		Pin Name	I/O circuit	Pin state	
LQFP-100	FBGA-112	LQFP-120	QFP-100		type	type	
-	K2	-	-	VSS		-	
-	J3	-	-	VSS		-	
-	H4	-	-	VSS	1	-	
				P44	4		
24	115	20	0	TIOA4_0	_		
31	H5	36	9	RTO14_1	G	I	
				(PPG14_1) MAD00 0	+		
				P45	+		
				TIOA5 0	+		
32	L6	37	10	RTO15_1	G	1	
32		37	10	(PPG14_1)		·	
				MAD01 0	-		
33	L2	38	11	C C		-	
34	L4	39	12	VSS		_	
35	K1	40	13	VCC		-	
				P46	_		
36	L3	41	14	X0A	D	M	
				P47	_		
37	K3	42	15	X1A	D	N	
38	K4	43	16	INITX	В	С	
				P48	_		
				DTTI1X_1			
39	K6	44	17	INT14 1	E	Н	
				SIN3 2			
				MAD02 0			
				P49			
				TIOB0 0			
				IC10 1			
40	J6	J6	J6 45	18	AIN0 1	E	1
		SOT3_2					
				(SDA3_2)			
				MAD03_0			
				P4A			
				TIOB1_0			
				IC11_1			
41	L7	46	19	BIN0_1	E	I	
				SCK3_2			
				(SCL3_2)			
				MAD04_0			
				P4B	_		
				TIOB2_0			
42	K7	47	20	IC12_1	E	1	
				ZIN0_1	1		
				MAD05_0	1		
				P4C	」		
				TIOB3_0	<u> </u>		
				IC13_1		_	
43	3 H6	48	21	SCK7_1	l*	I	
				(SCL7_1)	-		
				AIN1_2	」		
				MAD06_0			



	Pin	ı No		Din Nama	I/O circuit	Pin state									
LQFP-100	FBGA-112	LQFP-120	QFP-100	Pin Name	type	type									
				P4D											
				TIOB4_0											
				FRCK1_1											
44	J7	49	22	SOT7_1	l*	1									
				(SDA7_1)											
				BIN1_2											
				MAD07_0											
				P4E											
				TIOB5_0											
45	K8	50	23	INT06_2	- I*	Н									
45	No	30	23	SIN7_1	<u>'</u>	Į Į									
				ZIN1_2											
				MAD08_0											
				P70											
-	-	51	-	TX0_0	E	1									
				TIOA4 2	1										
				P71											
		50		RX0 0	1 -										
-	-	52	-	INT13_2	- E	Н									
				TIOB4_2											
				P72											
				SIN2 0	1 _										
-	-	53 - <u>INT14_2</u>	E	Н											
				TIOA6 0	1										
				P73											
				SOT2_0	1										
-	_	54	_	(SDA2_0)	E	Н									
				INT15_2	i - I	11									
				TIOB6_0	1										
				P74											
-	-	55	-	SCK2_0	E	I									
				(SCL2_0)											
10	1/0		0.4	PE0		_									
46	K9	56	24	MD1	C	Р									
47	L8	57	25	MD0	J	D									
				PE2											
48	L9	58	26	X0	A	Α									
46	1.40	50	67	PE3	1 ,	-									
49	L10	59	27	X1	Α	В									
50	L11	60	28	VSS	<u> </u>	-									
51	K11	61	29	VCC		-									
				P10	_										
52	J11	62	30	AN00	- F	K									
				P11											
				AN01	 										
				SIN1 1	1										
53	J10	63	31	INT02_1	F	L									
00				RX1_2	† ·	-									
				FRCK0_2	┪ ┃										
				MAD09 0	1										
	K10	-	-	VSS	<u> </u>	-									
<u> </u>	J9	-	-	VSS		-									
-	19			voo		-									



	Pin	No		- Pin Name	I/O circuit	Pin state
LQFP-100	FBGA-112	LQFP-120	QFP-100		type	type
				P12		
				AN02		
- 4	10	0.4	00	SOT1_1	_	17
54	J8	64	32	(SDA1_1)	F	K
				TX1_2		
				IC00_2		
				MAD10_0		
				P13 AN03		
				SCK1_1		
				(SCL1_1)		
55	H10	65	33	RTCCO 1	F	K
				SUBOUT_1		
				IC01_2		
				MAD11 0		
				P14		
				AN04		
				SIN0 1	1	
56	H9	66	34	INT03_1	F	L
				IC02 2		
				MAD12_0		
				P15		
				AN05		
				SOT0_1		
57	H7	67	35	(SDA0_1)	F	K
				IC03 2		
				MAD13 0		
				P16		
				AN06		
58	G10	68	36	SCK0 1	F	K
				(SCL0_1)		
				MAD14 0		
				P17		
				AN07		
59	G9	69	37	SIN2 2	F	L
				INT04_1		
				MAD15 0		
60	H11	70	38	AVCC		-
61	F11	71	39	AVRH		-
62	G11	72	40	AVSS		-
				P18		
				AN08		
63	G8	73	41	SOT2_2	F	K
				(SDA2_2)		
			<u> </u>	MAD16_0		
				P19		
				AN09		
64	F10	74	42	SCK2_2	F	K
				(SCL2_2)		
			<u> </u>	MAD17_0		
				P1A		
				AN10		
6F	F0	75	42	SIN4_1	_	1
65	F9	75	43	INT05_1	F	L
				IC00_1		
ı				MAD18_0		
-	H8	-	-	VSS	1	-
			0	i e	•	



	Pin	No		Din Nama	I/O circuit	Pin state	
LQFP-100	FBGA-112	LQFP-120	QFP-100	Pin Name	type	type	
				P1B	_		
				AN11			
66	E11	76	44	SOT4_1	F	K	
00	L''	70	77	(SDA4_1)	'	IX	
				IC01_1			
				MAD19_0			
				P1C			
				AN12			
07	F40	77	4.5	SCK4_1	_	17	
67	E10	77 45 SCR4_1 F	7.7	F	K		
				IC02 1			
				MAD20_0	1		
				P1D			
				AN13			
68	F8	78	46	CTS4 1	F	K	
00		'0	10	IC03 1	· '	IX.	
				MAD21_0	-		
				P1E	1		
				AN14	1		
69	E9	79	47	RTS4 1	F F	K	
69	E9	/9	47		- F	N.	
				DTTIOX_1	-	-	
				MAD22_0			
				P1F		_	
				AN15		K	
70	D11	80	48	ADTG_5	F		
				FRCK0_1			
				MAD23_0			
				P28			
				TIOB6_2		I	
-	-	81	-	ADTG 4	E		
				RTO05 1	1		
				(PPG04_1)			
				P27			
				TIOA6_2	1		
_	_	82	-	INT02_2	E	Н	
		-		RTO04 1	_		
				(PPG04_1)			
				P26			
				SCK2_1	1		
-	_	83	_	(SCL2_1)	E	1	
				RTO03_1	1 - 1	•	
				(PPG02_1)			
				P25	†		
				TX1 0	1		
				SOT2_1	1		
-	-	84	-	(SDA2_1)	E	I	
				RTO02_1	1		
				(PPG02_1)			
	B10	_	-	VSS		-	
-	C9	-	-	VSS	1	<u>-</u>	
-	Ca	-	-		 	-	
				P24	4		
				RX1_0	4		
-	-	85	-	SIN2_1	E	Н	
				INT01_2]		
				RTO01_1			
				(PPG00_1)			



	Pin	No		Pin Name	I/O circuit	Pin state	
LQFP-100	FBGA-112	LQFP-120	QFP-100		type	type	
				P23			
71	D10		49	SCK0_0			
		86		(SCL0_0)	E	1	
				TIOA7_1	_		
-	_		_	RTO00_1			
				(PPG00_1)			
				P22			
				SOT0_0	_	_	
72	E8	87	50	(SDA0_0)	E	I	
				TIOB7_1			
				ZIN1_1			
				P21			
73	C11	88	51	SIN0_0	E	Н	
70				INT06_1	_		
				BIN1_1			
				P20			
				INT05_0			
74	C10	89	52	CROUT_0	E	Н	
				AIN1_1			
				MAD24_0			
75	A11	90	53	VSS		-	
76	A10	91	54	VCC		-	
				P00			
77	A9	92	55	TRSTX	E	E	
				MCSX7_0			
				P01			
78	В9	93	56	TCK	E	Е	
. 0				SWCLK	_	_	
		P02					
79	B11	94	57	TDI	Е	Е	
19	D11	34	37	MCSX6 0	L	L	
				P03			
80	A8	95	58	TMS	Е	Е	
00	Ao	95	36	SWDIO		L	
01	Do	96	50	P04 TDO	_	_	
81	B8	90	59	SWO	E	E	
				P05 TRACED0	4		
					4		
82	C8	97	60	TIOA5_2	E	F	
				SIN4_2	1		
				INT00_1	1		
				MCSX5_0			
-	D8	-	-	VSS		-	
				P06	1		
				TRACED1	_		
				TIOB5_2			
83	D9	98	61	SOT4_2	E	F	
				(SDA4_2)	_	•	
				INT01_1	_		
				AIN2_1	_		
				MCSX4_0			



		No		Pin Name	I/O circuit	Pin state	
LQFP-100	FBGA-112	LQFP-120	QFP-100		type	type	
				P07			
				TRACED2			
				ADTG_0			
84	A7	99	62	SCK4_2	E	G	
				(SCL4_2)			
				BIN2_1			
				MCLKOUT_0			
			P08				
				TRACED3	-		
85	В7	100	63	TIOA0_2	E	G	
00]	100		CTS4_2	_	Ü	
				ZIN2_1			
				MCSX3_0			
				P09			
				TRACECLK			
				TIOB0_2			
86	C7	101	64	RTS4_2	E	G	
				RTO20_1			
				(PPG20_1)			
				MCSX2_0			
				P0A			
				SIN4_0	- - *		
				INT00_2			
87	D7	D7 102	65	FRCK1_0		Н	
01		102	03	FRCK2_0		"	
				RTO21_1			
				(PPG20_1)]		
				MCSX1_0			
				P0B			
				SOT4_0			
				(SDA4_0)			
				TIOB6_1			
88	A6	103	66	IC10_0	 *	I	
				IC20_0			
				RTO22_1			
				(PPG22_1)			
				MCSX0_0			
				P0C			
				SCK4_0			
				(SCL4_0)			
89	В6	104	67	TIOA6_1	- I*	I	
00		104	"	IC11_0	'	•	
				IC21_0			
				RTO23_1]		
				MALE_0			
				P0D			
				RTS4_0	<u> </u>		
				TIOA3_2	E E		
90	C6	105	68	IC12_0		I	
30		100	00	IC22_0		ı	
				RTO24_1			
				(PPG24_1)			
				MDQM0_0			



	Pin	No			I/O circuit	Pin state
LQFP-100	FBGA-112	LQFP-120	QFP-100	Pin Name	type	type
				P0E		
				CTS4_0		
				TIOB3_2		
91	A5	106	69	IC13_0	Е	1
91		100	09	IC23_0		'
				RTO25_1		
				(PPG24_1)		
				MDQM1_0		
-	D4	-	-	VSS		-
-	C3	-	-	VSS		-
				P0F		
				NMIX		
				CROUT_1		
92	B5	107	70	RTCCO 0	E	J
				SUBOUT_0		
				DTTI2X_0		
				DTTI2X_1		
				P68		
				SCK3_0		
				(SCL3_0)		
		400		TIOB7_2		- 11
-	-	108	-	INT12 2	G	Н
				IC20 1		
				RTO25_0		
				(PPG24_0)		
				P67		
				SOT3_0		I
				(SDA3_0)		
-	-	109	-	TIOA7_2	G	
				IC21_1		
				RTO24_0		
				(PPG24_0)		
				P66		
				SIN3_0		
				ADTG_8		
-	-	110	-	INT11_2	G	Н
				IC22_1		
				RTO23_0		
				(PPG22_0)		
				P65	_	
				TIOB7_0	1	
				SCK5_1	_	
-	-	111	-	(SCL5_1)	G	I
				IC23_1		
				RTO22_0		
				(PPG22_0)		
				P64		
				TIOA7_0		
				SOT5_1	G	
-	-	112	-	(SDA5_1)		н
				INT10_2		• •
				FRCK2_1		
				RTO21_0		
				(PPG20_0)	İ	



	Pin	No		Dia Nama	I/O circuit	Pin state	
LQFP-100	FBGA-112	LQFP-120	QFP-100	Pin Name	type	type	
				P63			
				INT03_0			
93	D6		71	SIN5_1			
		113		RX0_2	G	Н	
				MWEX_0			
_	_		_	RTO20_0			
_	_		_	(PPG20_0)			
				P62			
				SCK5_0		ı	
94	C5	114	72	(SCL5_0)	E		
J-1		114	12	ADTG_3			
				TX0_2			
				MOEX_0			
				P61			
95	B4	115	73	SOT5_0	E	1	
		110	7.0	(SDA5_0)		•	
				TIOB2_2			
				P60			
	_			SIN5_0			
96	C4	116	74	TIOA2_2	l*	Н	
				INT15_1			
				MRDY_0			
97	A4	117	75	VCC	ļ	-	
98	A3	118	76	P80	Н	0	
99	A2	119	77	P81	Н	0	
100	A1	120	78	VSS		-	

^{*: 5} V tolerant I/O



List of pin functions

					No	
Module	Pin name	Function	LQFP-	FBGA-	LQFP-	QFP-
	ADTO 0		100	112	120	100
	ADTG_0	4	84 7	A7	99 7	62
	ADTG_1			D3	1	85
	ADTG_2		18	F4	23	96
	ADTG_3	1,75	94	C5	114	72
	ADTG_4	A/D converter external trigger input pin	- 70		81	-
	ADTG_5	-	70	D11	80	48
	ADTG_6	4	12	E4	17	90
	ADTG_7	-	30	J5	35	8
	ADTG_8		- 50	-	110	-
	AN00	1	52	J11	62	30
ADC	AN01		53	J10	63	31
	AN02	_	54	J8	64	32
	AN03		55	H10	65	33
	AN04	_	56	H9	66	34
	AN05		57	H7	67	35
	AN06		58	G10	68	36
	AN07	A/D converter analog input pin.	59	G9	69	37
	AN08	ANxx describes ADC ch.xx.	63	G8	73	41
	AN09		64	F10	74	42
	AN10		65	F9	75	43
	AN11		66	E11	76	44
	AN12		67	E10	77	45
	AN13		68	F8	78	46
	AN14		69	E9	79	47
	AN15		70	D11	80	48
	TIOA0_0		27	J4	32	5
	TIOA0_1	Base timer ch.0 TIOA pin	19	G3	24	97
Base Timer	TIOA0_2		85	B7	100	63
0	TIOB0_0		40	J6	45	18
	TIOB0_1	Base timer ch.0 TIOB pin	9	E1	14	87
	TIOB0_2		86	C7	101	64
	TIOA1_0		28	L5	33	6
	TIOA1_1	Base timer ch.1 TIOA pin	20	H1	25	98
Base Timer	TIOA1_2	1	5	D1	5	83
1	TIOB1_0		41	L7	46	19
	TIOB1_1	Base timer ch.1 TIOB pin	10	E2	15	88
	TIOB1_2	·	6	D2	6	84
	TIOA2_0		29	K5	34	7
	TIOA2 1	Base timer ch.2 TIOA pin	21	H2	26	99
Base Timer	TIOA2 2	1 '	96	C4	116	74
2	TIOB2_0		42	K7	47	20
	TIOB2_1	Base timer ch.2 TIOB pin	11	E3	16	89
	TIOB2_2	1 '	95	B4	115	73
	TIOA3_0		30	J5	35	8
	TIOA3 1	Base timer ch.3 TIOA pin	22	G4	27	100
Base Timer	TIOA3_2	1	90	C6	105	68
Base Timer 3	TIOB3_0		43	H6	48	21
		Base timer ch 3 TIOR pin				
3	TIOB3_1	Base timer ch.3 TIOB pin	12	E4	17	90



				Pin No			
Module	Pin name	Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100	
	TIOA4_0		31	H5	36	9	
	TIOA4_1	Base timer ch.4 TIOA pin	23	H3	28	1	
Base Timer	TIOA4_2		-	-	51	-	
4	TIOB4_0		44	J7	49	22	
	TIOB4_1	Base timer ch.4 TIOB pin	13	F1	18	91	
	TIOB4_2		-	-	52	-	
	TIOA5_0		32	L6	37	10	
	TIOA5_1	Base timer ch.5 TIOA pin	24	J2	29	2	
Base Timer	TIOA5_2]	82	C8	97	60	
5	TIOB5 0		45	K8	50	23	
	TIOB5 1	Base timer ch.5 TIOB pin	14	F2	19	92	
	TIOB5 2	<u> </u>	83	D9	98	61	
	TIOA6_0		-	-	53	-	
	TIOA6 1	Base timer ch.6 TIOA pin	89	В6	104	67	
Base Timer	TIOA6 2	<u> </u>	-	-	82	-	
6	TIOB6 0		-	-	54	-	
	TIOB6 1	Base timer ch.6 TIOB pin	88	A6	103	66	
	TIOB6 2	<u> </u>	-	-	81	-	
	TIOA7 0		-	-	112	-	
	TIOA7 1	Base timer ch.7 TIOA pin	71	D10	86	49	
Base Timer 7	TIOA7 2	1	-	-	109	-	
	TIOB7 0		-	-	111	-	
	TIOB7 1	Base timer ch.7 TIOB pin	72	E8	87	50	
	TIOB7 2	<u>'</u>	-	-	108	-	
	TX0 0		-	-	51	-	
	TX0 1	CAN interface ch.0 TX output pin	13	F1	18	91	
0.4.4.0	TX0 2	OAN Interface on o 12 output pin	94	C5	114	72	
CAN 0	RX0 0		-	-	52	-	
	RX0 1	CAN interface ch.0 RX output pin	14	F2	19	92	
	RX0 2		93	D6	113	71	
	TX1 0		-	-	84	-	
	TX1 1	CAN interface ch.1 TX output pin	-	-	12	-	
	TX1 2		54	J8	64	32	
CAN 1	RX1 0		-	-	85	-	
	RX1 1	CAN interface ch.1 RX output pin	-	-	11	-	
	RX1 2		53	J10	63	31	
	SWCLK	Serial wire debug interface clock input pin	78	B9	93	56	
	SWDIO	Serial wire debug interface data input / output pin	80	A8	95	58	
	SWO	Serial wire viewer output pin	81	B8	96	59	
	TCK	JTAG test clock input pin	78	B9	93	56	
	TDI	JTAG test data input pin	79	B11	94	57	
	TDO	JTAG debug data output pin	81	B8	96	59	
Debugger	TMS	JTAG test mode state input/output pin	80	A8	95	58	
	TRACECLK	Trace CLK output pin of ETM	86	C7	101	64	
	TRACED0	The second secon	82	C8	97	60	
	TRACED1	1	83	D9	98	61	
	TRACED2	Trace data output pin of ETM	84	A7	99	62	
	TRACED3	†	85	B7	100	63	
	TRSTX	JTAG test reset Input pin	77	A9	92	55	
	111017	1 5 17 to toot rooot input pin		, 10	J		



				Pin No				
Module	Pin name	Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100		
	MAD00_0		31	H5	36	9		
	MAD01 0		32	L6	37	10		
	MAD02 0		39	K6	44	17		
	MAD03 0		40	J6	45	18		
	MAD04 0		41	L7	46	19		
	MAD05 0		42	K7	47	20		
	MAD06 0		43	H6	48	21		
	MAD07 0		44	J7	49	22		
	MAD08 0		45	K8	50	23		
	MAD09 0		53	J10	63	31		
	MAD10 0		54	J8	64	32		
	MAD11 0		55	H10	65	33		
	MAD12 0	External bus interface address bus	56	H9	66	34		
	MAD13 0	External sub internace address suc	57	H7	67	35		
	MAD14 0		58	G10	68	36		
	MAD15 0		59	G9	69	37		
External	MAD16 0		63	G8	73	41		
Bus	MAD17 0		64	F10	74	42		
	MAD18 0		65	F9	75	43		
	MAD19 0		66	E11	76	44		
	MAD20 0		67	E10	77	45		
	MAD21 0		68	F8	78	46		
	MAD22 0	1	69	E9	79	47		
	MAD23 0		70	D11	80	48		
	MAD24 0		74	C10	89	52		
	MCSX0 0		88	A6	103	66		
	MCSX1 0		87	D7	102	65		
	MCSX2 0		86	C7	101	64		
	MCSX3 0	1_, , , , , , , , , , , , , , , , , , ,	85	B7	100	63		
	MCSX4 0	External bus interface chip select output pin	83	D9	98	61		
	MCSX5 0		82	C8	97	60		
	MCSX6 0		79	B11	94	57		
	MCSX7 0	1	77	A9	92	55		



			Pin No			
Module	Pin name	Function	LQFP-	FBGA-	LQFP-	QFP-
	MADATA0 0		100	112 C1	120	100 80
	MADATA0_0		3	C2	3	81
	MADATA1_0		4	B3	4	82
	MADATA3 0		5	D1	5	83
	MADATA4 0		6	D2	6	84
	MADATA5 0		7	D3	7	85
	MADATA6 0		8	D5	8	86
	MADATA7 0	External bus interface data bus	9	E1	9	87
	MADATA8 0	(Address / data multiplex bus)	10	E2	10	88
	MADATA9 0	(11	E3	11	89
	MADATA10 0		12	E4	12	90
	MADATA11 0		13	F1	13	91
	MADATA12 0		14	F2	14	92
	MADATA13 0		15	F3	15	93
	MADATA14 0		16	G1	16	94
	MADATA15 0		17	G2	17	95
	MDQM0 0	External bus interface byte mask signal	90	C6	105	68
External	MDQM1 0	output pin	91	A5	106	69
Bus	MALE_0	External bus interface Address Latch enable output signal for multiplex	89	В6	104	67
	MRDY_0	External bus interface external RDY input signal	96	C4	116	74
	MCLKOUT_0	External bus interface external clock output pin	84	A7	99	62
	MNALE_0	External bus interface ALE signal to control NAND Flash output pin	-	-	18	-
	MNCLE_0	External bus interface CLE signal to control NAND Flash output pin	-	-	19	-
	MNREX_0	External bus interface read enable signal to control NAND Flash	-	-	21	-
	MNWEX_0	External bus interface write enable signal to control NAND Flash	-	-	20	-
	MOEX_0	External bus interface read enable signal for SRAM	94	C5	114	72
	MWEX_0	External bus interface write enable signal for SRAM	93	D6	113	71



				Pin No				
Module	Pin name	Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100		
	INT00 0		2	C1	2	80		
	INT00 1	External interrupt request 00 input pin	82	C8	97	60		
	INT00 2]	87	D7	102	65		
	INT01_0		3	C2	3	81		
	INT01_1	External interrupt request 01 input pin	83	D9	98	61		
	INT01_2		-	-	85	-		
	INT02_0		4	B3	4	82		
	INT02_1	External interrupt request 02 input pin	53	J10	63	31		
	INT02_2		-	-	82	1		
	INT03_0		93	D6	113	71		
	INT03_1	External interrupt request 03 input pin	56	H9	66	34		
	INT03_2		9	E1	14	87		
	INT04_0		12	E4	17	90		
	INT04_1	External interrupt request 04 input pin	59	G9	69	37		
	INT04_2		10	E2	15	88		
	INT05_0		74	C10	89	52		
	INT05_1	External interrupt request 05 input pin	65	F9	75	43		
	INT05_2		11	E3	16	89		
External	INT06_1	External interrupt request 06 input pin	73	C11	88	51		
Interrupt	INT06_2		45	K8	50	23		
	INT07_2	External interrupt request 07 input pin	5	D1	5	83		
	INT08_1	External interrupt request 08 input pin	14	F2	19	92		
	INT08_2	External interrupt request of input pin	8	D5	8	86		
	INT09_1	External interrupt request 09 input pin	15	F3	20	93		
	INT09_2	External interrupt request of input pin	-	-	11	-		
	INT10_1	External interrupt request 10 input pin	16	G1	21	94		
	INT10_2	External interrupt request to input pin	-	-	112	-		
	INT11_1	External interrupt request 11 input pin	17	G2	22	95		
	INT11_2	External interrupt request 11 input pin	-	-	110	-		
	INT12_1	External interrupt request 12 input pin	27	J4	32	5		
	INT12_2	External interrupt request 12 input pin	-	-	108	-		
	INT13_1	External interrupt request 13 input pin	28	L5	33	6		
	INT13_2		-	-	52	-		
	INT14_1	External interrupt request 14 input pin	39	K6	44	17		
	INT14_2		-	-	53			
	INT15_1	External interrupt request 15 input pin	96	C4	116	74		
	INT15_2		-	-	54	-		
	NMIX	Non-Maskable Interrupt input pin	92	B5	107	70		



				Pin No			
Module	Pin name	Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100	
	P00		77	A9	92	55	
	P01		78	В9	93	56	
	P02		79	B11	94	57	
	P03		80	A8	95	58	
	P04		81	B8	96	59	
	P05		82	C8	97	60	
	P06		83	D9	98	61	
	P07	0	84	A7	99	62	
	P08	General-purpose I/O port 0	85	B7	100	63	
	P09		86	C7	101	64	
	P0A		87	D7	102	65	
	P0B		88	A6	103	66	
	P0C		89	B6	104	67	
	P0D		90	C6	105	68	
	P0E		91	A5	106	69	
	P0F		92	B5	107	70	
	P10		52	J11	62	30	
	P11		53	J10	63	31	
	P12		54	J8	64	32	
	P13		55	H10	65	33	
GPIO	P14		56	H9	66	34	
	P15		57	H7	67	35	
	P16		58	G10	68	36	
	P17	1	59	G9	69	37	
	P18	General-purpose I/O port 1	63	G8	73	41	
	P19		64	F10	74	42	
	P1A		65	F9	75	43	
	P1B		66	E11	76	44	
	P1C		67	E10	77	45	
	P1D		68	F8	78	46	
	P1E		69	E9	79	47	
	P1F		70	D11	80	48	
	P20		74	C10	89	52	
	P21		73	C11	88	51	
	P22		72	E8	87	50	
	P23		71	D10	86	49	
	P24	General-purpose I/O port 2	-	-	85	-	
	P25		-	-	84	-	
	P26		-	-	83	-	
	P27		-	-	82	-	
	P28	7	_	-	81	-	



	Pin name Function			Pin No			
Module		LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100		
	P30		9	E1	14	87	
	P31		10	E2	15	88	
	P32		11	E3	16	89	
	P33	1	12	E4	17	90	
	P34		13	F1	18	91	
	P35	1	14	F2	19	92	
	P36	1	15	F3	20	93	
	P37	0	16	G1	21	94	
	P38	General-purpose I/O port 3	17	G2	22	95	
	P39		18	F4	23	96	
	P3A	1	19	G3	24	97	
	P3B		20	H1	25	98	
	P3C	1	21	H2	26	99	
	P3D		22	G4	27	100	
	P3E	1	23	H3	28	1	
	P3F	1	24	J2	29	2	
	P40		27	J4	32	5	
	P41	General-purpose I/O port 4	28	L5	33	6	
	P42		29	K5	34	7	
	P43		30	J5	35	8	
	P44		31	H5	36	9	
GPIO	P45		32	L6	37	10	
	P46		36	L3	41	14	
	P47		37	K3	42	15	
	P48		39	K6	44	17	
	P49		40	J6	45	18	
	P4A		41	L7	46	19	
	P4B		42	K7	47	20	
	P4C	1	43	H6	48	21	
	P4D	7	44	J7	49	22	
	P4E	7	45	K8	50	23	
	P50		2	C1	2	80	
	P51	7	3	C2	3	81	
	P52	7		В3	4	82	
	P53		5	D1	5	83	
	P54	General-purpose I/O port 5	6	D2	6	84	
	P55		7	D3	7	85	
	P56		8	D5	8	86	
	P57	1	-	-	9	-	
	P58	1	-	-	10	-	
	P59		-	-	11	-	
	P5A		-	-	12	-	
	P5B	7	-	_	13	_	



				Pin	No	
Module	Pin name	Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100
	P60		96	C4	116	74
	P61		95	B4	115	73
	P62		94	C5	114	72
	P63		93	D6	113	71
	P64	General-purpose I/O port 6	-	-	112	-
	P65	7	-	-	111	-
	P66		-	-	110	-
	P67		-	-	109	-
	P68		-	-	108	-
GPIO	P70		-	-	51	-
	P71		-	-	52	_
	P72	General-purpose I/O port 7	-	-	53	_
	P73		_	-	54	-
	P74		_	_	55	_
	P80		98	A3	118	76
	P81	General-purpose I/O port 8	99	A2	119	77
	PE0		46	K9	56	24
	PE2	General-purpose I/O port E	48	L9	58	26
	PE3		49	L10	59	27
	SINO 0		73	C11	88	51
	SIN0_0	Multi-function serial interface ch.0 input pin	56	H9	66	34
Multi-	SOT0_0 (SDA0_0) SOT0_1	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to	72	E8	87	50
function Serial	(SDA0_1)	3) and as SDA0 when it is used in an I ² C (operation mode 4).	57	H7	67	35
0	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used	71	D10	86	49
	SCK0_1 (SCL0_1)	in a UART/CSIO/LIN (operation modes 0 to 3) and as SCL0 when it is used in an I ² C (operation mode 4).	58	G10	68	36
	SIN1_0	Multi-function serial interface ch.1 input pin	-	-	8	-
	SIN1_1		53	J10	63	31
	SOT1_0 (SDA1_0)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used	-	-	9	-
Multi- function Serial 1	SOT1_1 (SDA1_1)	in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4).	54	J8	64	32
	SCK1_0 (SCL1_0)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used	-	-	10	-
	SCK1_1 (SCL1_1)	in a CSIO (operation modes 4) and as SCL1 when it is used in an I ² C (operation mode 4).	55	H10	65	33



				Pin	No	
Module	Pin name	Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100
	SIN2_0	2_1 Multi-function serial interface ch.2 input pin	-	-	53	-
	SIN2_1		-	-	85	-
	SIN2_2		59	G9	69	37
	SOT2_0	Multi-function serial interface ch.2 output	_	_	54	_
	(SDA2_0)	pin.			J-T	
Multi-	SOT2_1	This pin operates as SOT2 when it is used	_	_	84	_
function	(SDA2_1)	in a UART/CSIO/LIN (operation modes 0 to			01	
Serial	SOT2_2	3) and as SDA2 when it is used in an I ² C	63	G8	73	41
2	(SDA2_2)	(operation mode 4).				
	SCK2_0	Multi-function serial interface ch.2 clock I/O	-	-	55	-
	(SCL2_0)	pin.				
	SCK2_1	This pin operates as SCK2 when it is used	-	-	83	-
	(SCL2_1)	in a CSIO (operation modes 2) and as SCL2				
	SCK2_2	when it is used in an I ² C (operation mode	64	F10	74	42
	(SCL2_2) SIN3 0	4).			110	
						-
	SIN3_1	Multi-function serial interface ch.3 input pin	2	C1	2	80
	SIN3_2		39	K6	44	17
	SOT3_0	Multi-function serial interface ch.3 output	_	_	109	_
	(SDA3_0)	pin.				
Multi-	SOT3_1	This pin operates as SOT3 when it is used	3	C2	3	81
function	(SDA3_1)	in a UART/CSIO/LIN (operation modes 0 to				
Serial	SOT3_2	3) and as SDA3 when it is used in an I ² C (operation mode 4).	40	J6	45	18
3	(SDA3_2) SCK3_0	Multi-function serial interface ch.3 clock I/O				
	(SCL3_0)	pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I ² C (operation mode	-	-	108	-
	SCK3 1					
	(SCL3_1)		4	В3	4	82
	SCK3 2		44	1.7	40	40
	(SCL3_2)	4).	41	L7	46	19
	SIN4_0		87	D7	102	65
	SIN4 1	Multi-function serial interface ch.4 input pin	65	F9	75	43
	SIN4 2]	82	C8	97	60
	SOT4_0	Multi-function serial interface ch.4 output	88	A6	103	66
	(SDA4_0)	pin.	00	AU	103	00
	SOT4_1	This pin operates as SOT4 when it is used	66	E11	76	44
	(SDA4_1)	in a UART/CSIO/LIN (operation modes 0 to			, 0	
	SOT4_2	3) and as SDA4 when it is used in an I ² C	83	D9	98	61
Multi-	(SDA4_2)	(operation mode 4).				• •
function	SCK4_0	Multi-function serial interface ch.4 clock I/O	89	В6	104	67
Serial	(SCL4_0)	pin.				
4	SCK4_1	This pin operates as SCK4 when it is used in a CSIO (operation modes 2) and as SCL4	67	E10	77	45
	(SCL4_1) SCK4_2	when it is used in an I ² C (operation mode		-		
	(SCL4_2)	4).	84	A7	99	62
	RTS4 0		90	C6	105	68
	RTS4 1	Multi-function serial interface ch.4 RTS	69	E9	79	47
	RTS4 2	output pin	86	C7	101	64
	CTS4 0		91	A5	106	69
	CTS4 1	Multi-function serial interface ch.4 CTS	68	F8	78	46
	CTS4 2	input pin	85	B7	100	63
	· – –	•	•	•	•	



			Pin No			
Module	Pin name Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100	
	SIN5 0	Multi-function serial interface ch.5 input pin	96	C4	116	74
	SIN5_1		93	D6	113	93
	SIN5_2		15	F3	20	93
	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin.	95	B4	115	73
Multi-	SOT5_1 (SDA5_1)	This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to	-	-	112	-
function Serial 5	SOT5_2 (SDA5_2)	3) and as SDA5 when it is used in an I ² C (operation mode 4).	16	G1	21	94
3	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin.	94	C5	114	72
	SCK5_1 (SCL5_1)	This pin operates as SCK5 when it is used in a CSIO (operation modes 2) and as SCL5	-	-	111	-
	SCK5_2 (SCL5_2)	when it is used in an I ² C (operation mode 4).	17	G2	22	95
	SIN6_0	Multi function parial interface ob 6 input nin	5	D1	5	83
	SIN6_1	Multi-function serial interface ch.6 input pin	12	E4	17	90
	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin.	6	D2	6	84
Multi- function Serial	SOT6_1 (SDA6_1)	This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I ² C (operation mode 4).	11	E3	16	89
6	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin.	7	D3	7	85
	SCK6_1 (SCL6_1)	This pin operates as SCK6 when it is used in a CSIO (operation modes 2) and as SCL6 when it is used in an I ² C (operation mode 4).	10	E2	15	88
	SIN7_0	Multi function parial interface of 7 input pin	-	-	11	-
	SIN7_1	Multi-function serial interface ch.7 input pin	45	K8	50	23
Multi- function Serial 7	SOT7_0 (SDA7_0)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to	-	-	12	-
	SOT7_1 (SDA7_1)	3) and as SDA7 when it is used in an I ² C (operation mode 4).	44	J7	49	22
	SCK7_0 (SCL7_0)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used	-	-	13	-
	SCK7_1 (SCL7_1)	in a CSIO (operation modes 2) and as SCL7 when it is used in an I ² C (operation mode 4).	43	H6	48	21



		Pin No				
Module	Pin name	Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100
	DTTI0X_0	Input signal controlling wave form generator	18	F4	23	96
	DTTI0X_1	outputs RTO00 to RTO05 of Multi-function timer 0.	69	E9	79	47
	FRCK0_0	16-bit free-run timer ch.0 external clock	13	F1	18	91
	FRCK0_1	input pin	70	D11	80	48
	FRCK0_2		53	J10	63	31
	IC00_0	<u>_</u>	17	G2	22	95
	IC00_1		65	F9	75	43
	IC00_2		54	J8	64	32
	IC01_0		16	G1	21	94
	IC01_1	16-bit input capture ch.0 input pin of	66	E11	76	44
	IC01_2	Multi-function timer 0.	55	H10	65	33
	IC02_0	ICxx describes channel number.	15	F3	20	93
	IC02_1		67	E10	77	45
	IC02_2		56	H9	66	34
	IC03_0		14	F2	19	92
	IC03_1		68	F8	78	46
	IC03_2		57	H7	67	35
Multi-	RTO00_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0.	19	G3	24	97
function Timer	RTO00_1	This pin operates as PPG00 when it is used	-	_	86	-
0	(PPG00_1)	in PPG0 output modes.				
Ū	RTO01_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0.	20	H1	25	98
	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	-	-	85	-
	RTO02_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0.	21	H2	26	99
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	-	-	84	-
	RTO03_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0.	22	G4	27	100
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	-	-	83	-
	RTO04_0	Wave form generator output pin of	23	H3	28	1
	(PPG04_0) RTO04_1	Multi-function timer 0. This pin operates as PPG04 when it is used	-	-		
	(PPG04_1) RTO05 0	in PPG0 output modes. Wave form generator output pin of	-	-	82	-
	(PPG04_0)	Multi-function timer 0.	24	J2	29	2
	RTO05_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	-	-	81	-



Module	Pin name		Pin No			
		Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100
	DTTI1X_0	Input signal controlling wave form generator	8	D5	8	86
	DTTI1X_1	outputs RTO10 to RTO15 of Multi-function timer 1.	39	K6	44	17
	FRCK1_0	16-bit free-run timer ch.1 external clock	87	D7	102	65
	FRCK1_1	input pin	44	J7	49	22
	IC10_0		88	A6	103	66
	IC10_1		40	J6	45	18
	IC11_0	4C hit input contume oh 4 input nin of	89	B6	104	67
	IC11_1	16-bit input capture ch.1 input pin of Multi-function timer 1.	41	L7	46	19
	IC12 0	ICxx describes channel number.	90	C6	105	68
	IC12 1	TOXX describes channel number.	42	K7	47	20
	IC13 0		91	A5	106	69
	IC13 1		43	H6	48	21
	RTO10_0 (PPG10_0)	Wave form generator output pin of Multi-function timer 1.	2	C1	2	80
	RTO10_1	This pin operates as PPG10 when it is used	27	J4	32	5
	(PPG10_1)	in PPG1 output modes.		_	_	
Multi- function	RTO11_0 (PPG10_0)	Wave form generator output pin of Multi-function timer 1.	3	C2	3	81
Timer 1	RTO11_1 (PPG10_1)	This pin operates as PPG10 when it is used in PPG1 output modes.	28	L5	33	6
	RTO12_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1.	4	В3	4	82
	RTO12_1	This pin operates as PPG12 when it is used	29	K5	34	7
	(PPG12_1)	in PPG1 output modes.	20	110	01	
	RTO13_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1.	5	D1	5	83
	RTO13_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	30	J5	35	8
	RTO14_0	Wave form generator output pin of	6	D2	6	84
	(PPG14_0) RTO14_1 (PPG14_1)	Multi-function timer 1. This pin operates as PPG14 when it is used in PPG1 output modes.	31	H5	36	9
	RTO15_0 (PPG14_0)	Wave form generator output pin of Multi-function timer 1.	7	D3	7	85
	RTO15_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	32	L6	37	10



Module				Pin No				
DTTI2X_1	Module			100	FBGA- 112	LQFP- 120	100	
FRCK2 0		DTTI2X_0		92	B5	107	70	
FRCK2 1		DTTI2X_1	timer 2.		B5	107	70	
C20 0 C22 1 C21 0 C22 1 C22 0 C22		FRCK2_0	16-bit free-run timer ch.2 external clock	87	D7		65	
C20 1 C21 0 C21 1 C22 0 C21 1 C22 0 C22 1 C22 1 C22 0 C22 1 C22 1 C23 0 C23 1 C23 0 C23 1 C23 0 C23			input pin	-	-		-	
C21 1				88	A6		66	
C21 1 C22 0 Multi-function timer 2 C23 1				-	-		-	
Multi-function timer 2. 103 68 105 105			16-bit input capture ch 2 input pin of		B6		67	
C22 1 C22 1 C22 1 C23 0 C25 1 C23 0 C25 1 C23 0 C25 1 C23					-		-	
C23 0 C23 0 C23 1 C24								
C23 1								
RTO20_0 (PPG20_0)								
PPG20 0 RT020 1 RT020 1 RT020 1 (PPG20 1) in PPG2 output modes. RT021 0 (PPG20 0) (PPG			Wayo form generator output pip of	-	-	111	-	
Multi-function First Fir		(PPG20_0)	Multi-function timer 2.	-	-	113	-	
function Timer 2 RT021_1		_		86	C7	101	64	
PPG20 In PPG2 output modes. 87 D7 102 65	function	(PPG20_0)		-	1	112	-	
RT022_0				87	D7	102	65	
RTO22_1 (PPG22_1) This pin operates as PPG22 when it is used in PPG2 output modes. RTO23_0 (PPG22_0) Multi-function timer 2. RTO23_1 (PPG22_1) RTO23_1 RTO23_1 (PPG22_1) RTO24_0 (PPG22_1) RTO24_0 (PPG24_0) RTO24_0 (PPG24_0) Multi-function timer 2. RTO24_1 (PPG24_1) RTO24_1 (PPG24_1) RTO24_1 (PPG24_1) RTO24_1 (PPG24_1) RTO25_1 (PPG24_0) Multi-function timer 2. This pin operates as PPG24 when it is used in PPG2 output modes. RTO25_0 (PPG24_0) Multi-function timer 2. RTO25_1 (PPG24_1) RTO25_1 (PPG24_1		RTO22_0	Wave form generator output pin of	-	-	111	-	
RT023_0 (PPG22_0) Wave form generator output pin of (PPG22_0) Multi-function timer 2. This pin operates as PPG22 when it is used in PPG2 output modes. RT024_0 (PPG24_0) Multi-function timer 2. This pin operates as PPG24 when it is used in PPG2 output modes. RT024_1 (PPG24_1) This pin operates as PPG24 when it is used in PPG2 output modes. PRT025_0 (PPG24_0) Wave form generator output pin of Multi-function timer 2. This pin operates as PPG24 when it is used in PPG2 output modes. PRT025_1 (PPG24_0) This pin operates as PPG24 when it is used in PPG2 output modes. PRT025_1 (PPG24_1) This pin operates as PPG24 when it is used in PPG2 output modes. PRT025_1 (PPG24_1) This pin operates as PPG24 when it is used in PPG2 output modes. PRG2 output m		RTO22_1	This pin operates as PPG22 when it is used	88	A6	103	66	
RT023_1 (PPG22_1)		RTO23_0	Wave form generator output pin of	-	-	110	-	
RTO24_0 (PPG24_0) Wave form generator output pin of (PPG24_0) Multi-function timer 2.		RTO23_1	This pin operates as PPG22 when it is used	89	B6	104	67	
RTO24_1 (PPG24_1)		RTO24_0	•					
RT025_0			Multi-function timer 2.	-	-	109		
CPPG24_0 Multi-function timer 2. This pin operates as PPG24 when it is used in PPG2 output modes. 91				90	C6	105	68	
Counter Counter Counter Counter Counter Position Counter Position Counter Position Counter Position Revolution Counter Counter		(PPG24_0)	Multi-function timer 2.	-	ı	108	-	
AIN0_1				91	A5	106	69	
Quadrature Position/ Position/ Revolution AINO 2 BINO 0 BINO 0 BINO 1 QPRC ch.0 BIN input pin 2 C1 2 80 Revolution Counter Outline Foundation Counter Position/ Revolution Counter Position/ Revolution Counter C				9	E1	14	87	
Position/ Revolution			QPRC ch.0 AIN input pin					
Revolution Counter Ounter Ou								
Counter 0 BIN0 2 3 C2 3 81 0 ZIN0 0 11 E3 16 89 ZIN0 1 QPRC ch.0 ZIN input pin 42 K7 47 20 ZIN0 2 4 B3 4 82 Quadrature Position/ Revolution Counter AIN1 2 QPRC ch.1 AIN input pin 74 C10 89 52 BIN1 1 QPRC ch.1 BIN input pin 73 C11 88 51 Counter ZIN1 1 QPRC ch.1 BIN input pin 44 J7 49 22 ZIN1 1 QPRC ch.1 ZIN input pin 72 E8 87 50								
0 ZIN0 0 QPRC ch.0 ZIN input pin 11 E3 16 89 ZIN0 1 QPRC ch.0 ZIN input pin 42 K7 47 20 ZIN0 2 4 B3 4 82 Quadrature Position/ Revolution Counter AIN1 2 QPRC ch.1 AIN input pin 74 C10 89 52 BIN1 1 QPRC ch.1 BIN input pin 73 C11 88 51 Counter ZIN1 1 QPRC ch.1 BIN input pin 72 E8 87 50			QPRC ch.0 BIN input pin					
ZIN0_1 QPRC ch.0 ZIN input pin 42 K7 47 20								
ZIN0 2	U		0000 1 0 701: 4 :					
Quadrature Position/ Revolution Counter AIN1 2 BIN1 2 IN 1			QPRC ch.0 ZIN input pin					
Quadrature Position/ Revolution Counter AIN1 2 BIN1 1 BIN1 2 ZIN1 1 QPRC ch.1 AIN input pin 43 H6 48 21 73 C11 88 51 44 J7 49 22 75 E8 87 50								
Position/ Revolution Counter ZIN1_1 ORDER of 1.7 IN input pin AIN1_2 GPRC ch.1 BIN input pin 43 H0 48 Z1 73 C11 88 51 44 J7 49 22 72 E8 87 50	Quadrature		QPRC ch.1 AIN input pin					
Revolution Counter 2 IN1_1			·					
ZIN1_1 ORDC ob 1.7(N input pin 72 E8 87 50			QPRC ch.1 BIN input pin					
	1	ZIN1_1	QPRC ch.1 ZIN input pin		K8	50	23	



					No	
Module	Pin name	Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100
Oundrature	AIN2_0	QPRC ch.2 AIN input pin	-	-	10	-
Quadrature Position/	AIN2_1	QPRC cn.2 And input pin	83	D9	98	61
Revolution	BIN2_0	QPRC ch.2 BIN input pin	-	-	11	-
Counter	BIN2_1	Qi NO cii.2 Biiv iriput piii	84	A7	99	62
2	ZIN2_0	QPRC ch.2 ZIN input pin	-	-	12	-
-	ZIN2_1	Q 110 on 2 2 111 mpat pm	85	B7	100	63
	RTCCO_0	0.5 seconds pulse output pin of Real-time	92	B5	107	70
	RTCCO_1	clock	55	H10	65	33
Real-time	RTCCO_2	GIOGIC	19	G3	24	97
clock	SUBOUT_0		92	B5	107	70
	SUBOUT_1	Sub clock output pin	55	H10	65	33
	SUBOUT_2		19	G3	24	97
Reset	INITX	External Reset Input pin. A reset is valid when INITX="L".	38	K4	43	16
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	47	L8	57	25
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	46	K9	56	24
	VCC	Power supply Pin	1	B1	1	79
	VCC	Power supply Pin	26	J1	31	4
_	VCC	Power supply Pin	35	K1	40	13
Power	VCC	Power supply Pin	51	K11	61	29
	VCC	Power supply Pin	76	A10	91	54
	VCC	Power supply Pin	97	A4	117	75
	VSS	GND Pin	-	B2	-	
	VSS	GND Pin	25	L1	30	3
	VSS	GND Pin	-	K2	-	
	VSS	GND Pin	-	J3	-	
	VSS	GND Pin	-	H4	-	
	VSS	GND Pin	34	L4	39	12
	VSS	GND Pin	50	L11	60	28
	VSS	GND Pin	-	K10	-	
GND	VSS	GND Pin	-	J9	-	
	VSS	GND Pin	-	H8	-	
	VSS	GND Pin	-	B10	-	
	VSS	GND Pin	-	C9	-	
	VSS	GND Pin	75	A11	90	53
	VSS	GND Pin	-	D8	-	
	VSS	GND Pin	-	D4	-	
	VSS	GND Pin	-	C3	-	
	VSS	GND Pin	100	A1	120	78



				Pin	No	
Module	Pin name	Function	LQFP- 100	FBGA- 112	LQFP- 120	QFP- 100
	X0	Main clock (oscillation) input pin	48	L9	58	26
	X0A	Sub clock (oscillation) input pin	36	L3	41	14
Clask	X1	Main clock (oscillation) I/O pin	49	L10	59	27
Clock	X1A	Sub clock (oscillation) I/O pin	37	K3	42	15
	CROUT_0	Built in high angod CD and clock output port	74	C10	89	52
	CROUT_1	Built-in high-speed CR-osc clock output port	92	B5	107	70
Analaa	AVCC	A/D converter analog power pin	60	H11	70	38
Analog Power	AVRH	A/D converter analog reference voltage input pin	61	F11	71	39
Analog GND	AVSS	A/D converter GND pin	62	G11	72	40
C pin	С	Power stabilization capacity pin	33	L2	38	11


Note:

Document Number: 002-05615 Rev. *D


While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.



5. I/O Circuit Type










Туре	Circuit	Remarks
Е	P-ch P-ch Digital output N-ch Digital output	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor: Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off +B input is available
	Pull-up resistor control	
F	P-ch Digital output N-ch Digital output Pull-up resistor control	 CMOS level output CMOS level hysteresis input With input control Analog input With pull-up resistor control With standby mode control Pull-up resistor: Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off +B input is available
	R Pull-up resistor control Digital input Standby mode Control	
	Analog input Input control	







Туре	Circuit	Remarks
_	P-ch Digital output R P-ch Digital output Pull-up resistor control Digital input Standby mode Control	 CMOS level output CMOS level hysteresis input With pull-up resistor control 5 V tolerant With standby mode control I_{OH} = -4 mA, I_{OL} = 4 mA Available to control of PZR registers. When this pin is used as an I2C pin, the digital output P-ch transistor is always off
J	─────────────────────────────────────	CMOS level hysteresis input



6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.
 - Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
 - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.



Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (FBGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.



Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



7. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each POWER pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μ F be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/ µs when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit


Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Using an external clock

When using an external clock, the clock signal should be input to the X0, X0A pin only and the X1, X1A pin should be kept open.



Handling when using Multi function serial pin as I²C pin

If it is using multi function serial pin as I2C pins, P-ch transistor of digital output is always disable. However, I2C pins need to keep the electrical characteristic like other pins and not to connect to external I2C bus system with power OFF.




C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (CS) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 µF would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on: $VCC \rightarrow AVCC \rightarrow AVRH$ Turning off: $AVRH \rightarrow AVCC \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5 V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.



8. Block Diagram



9. Memory Size

See "1 Product Lineup" of "Memory size" to confirm the memory size.



10. Memory Map

Memory Map (1)

			_	_ ,	Peripherals Area
				0x41FF_FFFF 0x4006_4000	Reserved
				0x4006_3000	CAN ch.1
			į	0x4006_2000	CAN ch.0
			;	0x4006_1000	Reserved
	0xFFFF_FFFF		l	0x4006_0000	DMAC
	UXFFFF_FFFF	Reserved		_	
	0xE010_0000	Reserved	ļ ;	04004 0000	Reserved
	0XL010_0000	Cortex-M3 Private	į	0x4004_0000	EVT has 1/E
	0xE000_0000	Peripherals	;	0x4003_F000	EXT-bus I/F
			;	0x4003_C000	Reserved
			į	0x4003_B000	RTC
		Reserved		0x4003_A000	Watch Counter
		Nosciveu	[0x4003_9000	CRC
			/	0x4003_8000	MFS
	0x7000_0000	Estamal D. 1	;	0x4003_7000	CAN Prescaler
	0.0000.005	External Device	[0x4003_6000	Reserved
	0x6000_0000	Area	;	0x4003_5000	LVD Ctrl
		Reserved	į	0x4003_4000	Reserved
	0x4400_0000	reserved	;	0x4003_3000	GPIO
	_	32Mbyte	;	0x4003_2000	Reserved
	0x4200_0000	Bit band alias	;	0x4003_1000	Int-Req. Read
		Peripherals		0x4003_0000	EXTI
	0x4000_0000	1 elipherais	 ,	0x4002_F000	Reserved
			i	0x4002_E000	CR Trim
	0x2400_0000	Reserved	1	0x4002_8000	Reserved
		32Mbyte	\ \ \	0x4002_7000	A/DC
	0x2200_0000	Bit band alias	\	0x4002_6000	QPRC
	0x200E_1000	Reserved	,	0x4002_5000	Base Timer
	0x200E_0000	WorkFlash I/F	,	0x4002_4000	PPG
	0x200C_0000	WorkFlash	,	0x4002_3000	Reserved
	0x2008_0000	Reserved	ì	0x4002_2000	MFT unit2
	0x2000_0000	SRAM1	\	0x4002_1000	MFT unit1
See the next page	0x1FFF_0000	SRAM0	į	0x4002_0000	MFT unit0
'Memory Map (2), (3)"		Reserved	,	0x4001_6000	Reserved
for the memory size	0x0010_2000		,	0x4001_5000	Dual Timer
details.	0x0010_0000	Security/CR Trim		0x4001_3000	Reserved
			,	0x4001_2000	SW WDT
		MainFlash	į	0x4001_1000	HW WDT
			,	0x4001_0000	Clock/Reset
	0x0000_0000		l \	0x4000_1000	Reserved
			;	0x4000_0000	MainFlash I/F



Memory Map (2)					
	MB9BF416N/R			MB9BF415N/R	
0x200E_0000		/	0x200E_0000		
	Reserved	ک بر ≶		Reserved	
0x200C_8000		WorkFlash	0x200C_8000		WorkFlash 32Kbyte
		ash te	0,12000_0000		ash te
0x200C_0000	SA0-3 (8KBx4)		0x200C_0000	SA0-3 (8KBx4)	
	Reserved				
0x2000_8000				Reserved	
			0x2000_6000		
	SRAM1				
	32Kbyte			SRAM1	
0x2000_0000			0x2000_0000	24Kbyte	
_			0.2000_0000		
				SRAM0	
	SRAM0 32Kbyte			24Kbyte	
	02.10,10		0x1FFF_A000		
0x1FFF_8000					
	Reserved			Reserved	
0x0010_2000	Reserved		0x0010_2000		
0x0010_1000	CR trimming		0x0010_1000	CR trimming	
0x0010_0000	Security		0x0010_0000	Security	
	Reserved				
0x0008_0000	110001700				
				Reserved	
			0x0006_0000		
	SA10-15 (64KBx6)	_			
		MainFlash 512Khvte		SA10-13 (64KBx4)	
		=lash			Mair 384
					MainFlash 384Kbyte
	SA8-9 (48KBx2)			SA8-9 (48KBx2)	
0x0000_0000	SA4-7 (8KBx4)		0x0000_0000	SA4-7 (8KBx4)	

See "MB9B510R/410R/310R/110R Series Flash programming Manual" for sector structure of Flash.



Memory Map (3)

lemory Map (3)					
0.0005.0000	MB9BF414N/R	<i></i>	0.0005.0000	MB9BF412N/R	, _/
0x200E_0000	Reserved	WorkFlash २२४५०,7२	0x200E_0000 0x200C_8000	Reserved	WorkFlash 32Khvte
0x200C_8000 0x200C_0000	SA0-3 (8KBx4)	ash #6	0x200C_0000	SA0-3 (8KBx4)	ash ##
0x2000_4000	Reserved			Reserved	
0x2000_0000	SRAM1 16Kbyte		0x2000_2000 0x2000_0000	SRAM1 8Kbyte	
0x1FFF_C000	SRAM0 16Kbyte		0x1FFF_E000	SRAM0 8Kbyte	
	Reserved			Reserved	
0x0010_2000 0x0010_1000	CR trimming		0x0010_2000 0x0010_1000	CR trimming	
0x0010_0000	Security		0x0010_0000	Security	
0x0004_0000	Reserved			Reserved	
	SA10-11 (64KBx2)	Mai วรค	0x0002_0000		
	SA8-9 (48KBx2)	MainFlash วรคห _{างร้อ}		SA8-9 (48KBx2)	MainFlash
0x0000_0000	SA4-7 (8KBx4)		0x0000_0000	SA4-7 (8KBx4)	-lash

See "MB9B510R/410R/310R/110R Series Flash programming Manual" for sector structure of Flash.



Peripheral Address Map

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	AHB	MainFlash I/F register
0x4000_1000	0x4000_FFFF	АПБ	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	APB0	Software Watchdog timer
0x4001_3000	0x4001_4FFF	AFBU	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_1FFF		Multi-function timer unit1
0x4002_2000	0x4002_3FFF		Multi-function timer unit2
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF	APB1	Base Timer
0x4002_6000	0x4002_6FFF	APDI	Quadrature Position/Revolution Counter
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Internal CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_5FFF		Low-Voltage Detector
0x4003_6000	0x4003_6FFF	APB2	Reserved
0x4003_7000	0x4003_7FFF	AI DZ	CAN prescaler
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_EFFF		Reserved
0x4003_F000	0x4003_FFFF		External Memory interface
0x4004_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF		DMAC register
0x4006_1000	0x4006_1FFF		Reserved
0x4006_2000	0x4006_2FFF	AHB	CAN ch.0
0x4006_3000	0x4006_3FFF		CAN ch.1
0x4006_4000	0x41FF_FFFF		Reserved
0x200E_0000	0x200E_FFFF		WorkFlash I/F register



11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■INITX=0

This is the period when the INITX pin is the "L" level.

■INITX=1

This is the period when the INITX pin is the "H" level.

■SPL=0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0".

■SPL=1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB CTL) is set to "1".

■Input enabled

Indicates that the input function can be used.

■Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

■Hi-Z

Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.

■ Setting disabled

Indicates that the setting is disabled.

■ Maintain previous state

Maintains the state that was immediately prior to entering the current mode.

If a built-in peripheral function is operating, the output follows the peripheral function.

If the pin is being used as a port, that output is maintained.

■Analog input is enabled

Indicates that the analog input is enabled.

■ Trace output

Indicates that the trace function can be used.



List of Pin Status

Pin	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or sleep mode state	
status type	group	Power supply unstable	Power sup	oply stable	Power supply stable		ipply stable
		-	INITX=0	INITX=1	INITX=1		TX=1
		-	-	-	-	SPL=0	SPL=1
A	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
В	Main crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state	Maintain previous state/ Hi-Z at oscillation stop*1/ Internal input fixed at "0"	Maintain previous state/ Hi-Z at oscillation stop*1/ Internal input fixed at "0"
С	INITX input pin	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
E	JTAG selected	Hi-Z	Pull-up/ Input enabled	Pull-up/ Input enabled	Maintain previous	Maintain	Maintain previous state
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	state	previous state	Hi-Z/ Internal input fixed at "0"
	Trace						Trace output
F	selected External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous	Maintain	Maintain previous state
'	GPIO selected, or other than above resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	state	previous state	Hi-Z/ Internal input fixed at "0"
	Trace selected	Setting disabled	Setting disabled	Setting disabled			Trace output
G	GPIO selected, or other than above resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"



Pin status	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or	sleep mode state
type	group	Power supply unstable	-	oply stable	Power supply stable		upply stable
		-	INITX=0	INITX=1	INITX=1	SPL=0	ITX=1 SPL=1
	External	-	-	-	-	SPL-U	SPL=1
	interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain	Maintain	Maintain previous state
Н	GPIO selected, or other than above resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
I	GPIO selected, resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
J	GPIO selected, or other than above resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
К	Analog input selected	Hi-Z	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled
	GPIO selected, or other than above resource selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
L	Analog input selected	Hi-Z	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled
	GPIO selected, or other than above resource selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"



Pin status	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or sleep mode state	
type	group	Power supply unstable	Power sup	oply stable	Power supply stable	Power su	upply stable
		-	INITX=0	INITX=1	INITX=1		ITX=1
		-	-	-	-	SPL=0	SPL=1
M	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
N	Sub crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state	Maintain previous state/ Hi-Z at oscillation stop*2/ Internal input fixed at "0"	Maintain previous state/ Hi-Z at oscillation stop*2/ Internal input fixed at "0"
0	GPIO selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
P	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Ρ	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Input enabled

^{*1:} Oscillation is stopped at Sub Timer mode, Low-speed CR Timer mode, and Stop mode.

^{*2:} Oscillation is stopped at Stop mode.



12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Parameter	Symbol	Ra	iting	Unit	Remarks
raiailletei	Symbol	Min	Max	Oiiit	Remarks
Power supply voltage*1, *2	V _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog power supply voltage*1, *3	AVcc	Vss - 0.5	V _{SS} + 6.5	V	
Analog reference voltage*1, *3	AVRH	V _{SS} - 0.5	V _{SS} + 6.5	V	
Input voltage*1	Vı	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
		Vss - 0.5	$V_{SS} + 6.5$	V	5 V tolerant
Analog pin input voltage*1	VIA	V _{SS} - 0.5	AV _{CC} + 0.5 (≤ 6.5 V)	V	
Output voltage*1	Vo	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
Clamp maximum current	ICLAMP	-2	+2	mA	*7
Clamp total maximum current	Σ[I _{CLAMP}]		+20	mA	*7
			10	mA	4 mA type
L level maximum output current*4	loL	-	20	mA	12 mA type
			39	mA	P80, P81
			4	mA	4 mA type
L level average output current*6	lolav	-	12	mA	12 mA type
			18.5	mA	P80, P81
L level total maximum output current	$\sum I_{OL}$	-	100	mA	
L level total average output current*6	∑lolav	-	50	mA	
			- 10	mA	4 mA type
H level maximum output current*4	Іон	-	- 20	mA	12 mA type
			- 39	mA	P80, P81
			- 4	mA	4 mA type
H level average output current*5	Iohav	-	- 12	mA	12 mA type
			- 20.5	mA	P80, P81
H level total maximum output current	∑loн	-	- 100	mA	
H level total average output current*6	Σl _{OHAV}	-	- 50	mA	
Power consumption	P _D	-	1000	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

^{*1:} These parameters are based on the condition that V_{SS} = AV_{SS} = 0.0 V.

^{*2:} V_{CC} must not drop below V_{SS} - 0.5 V.

 $^{^{\}star}$ 3: Ensure that the voltage does not to exceed V_{CC} + 0.5 V, for example, when the power is turned on.

^{*4:} The maximum output current is the peak value for a single pin.


^{*5:} The average output is the average current for a single pin over a period of 100 ms.

^{*6:} The total average output current is the average current for all pins over a period of 100 ms.



*7:

- See "List of Pin Functions" and "I/O Circuit Type" about +B input available pin.
- · Use within recommended operating conditions.
- Use at DC voltage (current) the +B input.
- The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the device drive current is low, such as in the low-power consumption modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
- Note that if a +B signal is input when the device power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- The following is a recommended circuit example (I/O equivalent circuit).



WARNING:

 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



12.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$

Do	rameter	Complete	Conditions	Va	lue	Unit	Domonico
Pai	rameter	Symbol	Conditions	Min	Max	Unit	Remarks
Power supply v	oltage	Vcc	-	2.7*2	5.5	V	
Analog power s	upply voltage	AV _{CC}	-	2.7	5.5	V	AV _{CC} = V _{CC}
Analog reference voltage		AVRH	-	2.7	AVcc	V	
Smoothing capa	Smoothing capacitor		-	1	10	μF	For built-in 1.2 V regulator*1
Operating temperature	LQI100 LQM120	TA	When mounted on four-layer PCB	- 40	+ 85	°C	
	PQH100 LBC112	TA	-	- 40	+ 85	°C	

^{*1:} See "C Pin" in "Handling Devices" for the connection of the smoothing capacitor.

WARNING:

- The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
- Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may
 adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or
 combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to
 contact their representatives beforehand.

Document Number: 002-05615 Rev. *D

^{*2:} In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.



12.3 DC Characteristics

12.3.1 Current Rating

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Cumbal	Pin		Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	name		Conditions	Typ*3	Max*4	Unit	Remarks
			PLL	CPU: 144 MHz, Peripheral: 72 MHz, Main Flash 2 Wait TraceBuffer: ON FRWTR.RWT = 10 FSYNDN.SD = 000 FBFCR.BE = 1	85	117	mA	*1, *5
Run mode	mode Icc current	Run mode	CPU: 72 MHz, Peripheral: 72 MHz, Main Flash 0 Wait TraceBuffer: OFF FRWTR.RWT = 00 FSYNDN.SD = 000 FBFCR.BE = 0	52	70	mA	*1, *5	
Current		VCC	High-speed CR Run mode	CPU/ Peripheral: 4 MHz*2 Main Flash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	5	17	mA	*1
			Sub Run mode	CPU/ Peripheral: 32 kHz Main Flash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	1.3	14	mA	*1, *6
			Low-speed CR Run mode	CPU/ Peripheral: 100 kHz Main Flash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	1.3	14	mA	*1
			PLL Sleep mode	Peripheral: 72 MHz	28	43	mA	*1, *5
Sleep			High-speed CR Sleep mode	Peripheral: 4 MHz*2	3	16	mA	*1
mode current	Iccs		Sub Sleep mode	Peripheral: 32 kHz	1	14	mA	*1, *6
			Low-speed CR Sleep mode	Peripheral: 100 kHz	1	14	mA	*1

^{*1:} When all ports are fixed.

^{*2:} When setting it to 4 MHz by trimming.

^{*3:} T_A=+25°C, V_{CC}=5.5 V

^{*4:} T_A=+85°C, V_{CC}=5.5 V

^{*5:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*6:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



Parameter Symbol		Pin	2 1111		Va	lue		Remarks
		name	(Conditions	Typ*2	Max*2	Unit	Remarks
			Main T _A = + 25°C, When LVD is off		3.2	6	mA	*1, *3
Timer	l		Timer mode	T _A = + 85°C, When LVD is off	-	15	mA	*1, *3
mode Icct current	V/00	Sub	$T_A = + 25$ °C, When LVD is off	0.9	3	mA	*1, *4	
		VCC	Timer mode	$T_A = + 85$ °C, When LVD is off	-	12	mA	*1, *4
Stop			Cton made	T _A = + 25°C, When LVD is off	0.8	3	mA	*1
current	mode І _{ссн} current		Stop mode	T _A = + 85°C, When LVD is off	-	12	mA	*1

^{*1:} When all ports are fixed.

Low-Voltage Detection Current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Parameter	Syllibol	name	Conditions	Тур	Max	Onit	Remarks	
Low voltage detection circuit (LVD) power supply current	Icclvd	VCC	At operation for interrupt V _{CC} = 5.5 V	4	7	μА	At not detect	

Flash Memory Current

 $(V_{CC}$ = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +85°C)

Parameter	Parameter Symbol		Conditions	Value		Unit	Remarks	
Farailletei	Syllibol	name	Conditions	Тур	Max	Oilit	iveillative	
Flash memory write/erase	1	V/CC	MainFlash At Write/Erase	11.4	13.1	mA	*	
current	ICCFLASH	VCC	WorkFlash At Write/Erase	11.4	13.1	mA		

^{*:} The current at which to write or erase Flash memory, Iccflash is added to Icc.

A/D Converter Current

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Farameter	Syllibol	name	Conditions	Тур	Max	Oilit	Remarks	
Power supply	Power supply current Iccab	AVCC	At 1unit operation	0.47	0.62	mA		
current			At stop	0.06	25	μΑ		
Reference power supply current		Iccavrh	AVRH	At 1unit operation AVRH=5.5 V	1.1	1.96	mA	
зарріу сапені			At stop	0.06	4	μΑ		

^{*2:} Vcc=5.5 V

^{*3:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*4:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



12.3.2 Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pili lialile	Conditions	Min	Тур	Max	Oilit	Remarks
H level input voltage (hysteresis	voltage		CMOS hysteresis input pin, MD0, MD1		-	V _{CC} + 0.3	V	
input)		5 V tolerant input pin	-	V _{CC} × 0.8	-	V _{SS} + 5.5	V	
L level input voltage (hysteresis	V _{ILS}	CMOS hysteresis input pin, MD0, MD1	-	V _{SS} - 0.3	-	Vcc × 0.2	V	
input)		5 V tolerant input pin	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	
			$V_{CC} \ge 4.5 \text{ V}$ $I_{OH} = -4 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OH} = -2 \text{ mA}$	Vcc - 0.5	-	Vcc	V	
H level output voltage	V _{ОН}	12 mA type	$V_{CC} \ge 4.5 \text{ V}$ $I_{OH} = -12 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OH} = -8 \text{ mA}$	V _{CC} - 0.5	-	Vcc	V	
		P80, P81	$V_{CC} \ge 4.5 \text{ V}$ $I_{OH} = -20.5 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OH} = -13.0 \text{ mA}$	Vcc - 0.4	-	Vcc	V	



	0				Value		11.74	
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
		4 mA type	V _{CC} ≥ 4.5 V I _{OL} = 4 mA	Vss	-	0.4	V	
		. IIII tigpo	V_{CC} < 4.5 V I_{OL} = 2 mA	• 00		5 . 1	·	
L level output voltage	12 mA type	$V_{CC} \ge 4.5 \text{ V}$ $I_{OL} = 12 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OL} = 8 \text{ mA}$	Vss	,	0.4	V		
	P80, P81	$V_{CC} \ge 4.5 \text{ V}$ $I_{OL} = 18.5 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OL} = 10.5 \text{ mA}$	Vss	-	0.4	V		
Input leak current	IIL	-	-	- 5	-	+5	μA	
Pull-up resistance	R _{PU}	Pull-up pin	V _{CC} ≥ 4.5 V	25	50	100	kΩ	
value	KPU	Full-up pill	V _{CC} < 4.5 V	30	80	200	K12	
Input capacitance	Cin	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



12.4 AC Characteristics


12.4.1 Main Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Cymphol	Pin	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
			V _{CC} ≥ 4.5 V	4	48	MHz	When crystal oscillator is
Input frequency	f _{CH}		$V_{CC} < 4.5 V$	4	20	IVII IZ	connected
input inequency	ICH		V _{CC} ≥ 4.5 V	4	48	MHz	When using external
			$V_{CC} < 4.5 \text{ V}$	4	20	IVII IZ	clock
Input clock cycle	tcylh	X0	V _{CC} ≥ 4.5 V	20.83	250	ns	When using external
input clock cycle	ICYLH	X1	$V_{CC} < 4.5 V$	50	250	113	clock
Input clock pulse	_		Pwh/tcylh	45	55	%	When using external
width		PWL/tCYLH		,,	clock		
Input clock rise time and fall time	t _{CF} , t _{CR}		-	-	5	ns	When using external clock
	fсм	-	-	-	144	MHz	Master clock
Internal enerating	fcc	-	-	-	144	MHz	Base clock (HCLK/FCLK)
Internal operating clock*1 frequency	f _{CP0}	-	-	-	72	MHz	APB0 bus clock*2
olook lioquolloy	f _{CP1}	-	-	-	72	MHz	APB1 bus clock*2
	f _{CP2}	-	-	-	72	MHz	APB2 bus clock*2
	tcycc	-	-	6.94	-	ns	Base clock (HCLK/FCLK)
Internal operating	t _{CYCP0}	-	-	13.8	-	ns	APB0 bus clock*2
clock*1 cycle time	t _{CYCP1}	-	-	13.8	-	ns	APB1 bus clock*2
	t _{CYCP2}	-	-	13.8	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see CHAPTER 2-1: Clock in FM3 Family PERIPHERAL MANUAL.


^{*2:} For about each APB bus which each peripheral is connected to, see 8 Block Diagram in this data sheet.





12.4.2 Sub Clock Input Characteristics

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Parameter	Syllibol	name	Conditions	Min	Тур	Max	Ullit	Remarks
Input frequency	1/ tour.		-	-	32.768	1	kHz	When crystal oscillator is connected
Input frequency	1/ t _{CYLL}	V0.4	-	32		100	kHz	When using external clock
Input clock cycle	t _{CYLL}	X0A X1A	-	10	-	31.25	μs	When using external clock
Input clock pulse width	-		Pwh/tcyll Pwl/tcyll	45	-	55	%	When using external clock



12.4.3 Internal CR Oscillation Characteristics

High-speed Internal CR

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$$

Parameter	Symbol	Conditions		Value		Unit	Remarks	
i didilietei	Syllibol	Conditions	Min	Тур	Max	Ollic		
		T _A = + 25°C	3.96	4	4.04			
Clock frequency	fскн	T _A = 0°C to + 70°C	3.84	4	4.16	MHz	When trimming*1	
Sicon in equality		$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	3.8	4	4.2			
		$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	3	4	5		When not trimming	
Frequency stability time	t _{CRWT}	-	-	-	90	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

Low-speed Internal CR

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$$

	Parameter	Symbol	Conditions	Value			Unit	Remarks
		Symbol		Min	Тур	Max	Unit	Remarks
	Clock frequency	f _{CRL}	-	50	100	150	kHz	

Document Number: 002-05615 Rev. *D

^{*2:} Frequency stable time is time to stable of the frequency of the High-speed CR clock after the trim value is set. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.



12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Value			Unit	Remarks	
Faianietei	Syllibol	Min	Тур	Max	Ollit	Kemarks	
PLL oscillation stabilization wait time*1 (LOCK UP time)	tLOCK	100	-	-	μs		
PLL input clock frequency	f _{PLLI}	4	-	16	MHz		
PLL multiple rate	-	13	-	75	multiple		
PLL macro oscillation clock frequency	f _{PLLO}	200	-	300	MHz		
Main PLL clock frequency*2	fclkpll		-	144	MHz		

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.


12.4.5 Operating Conditions of Main PLL (In the case of using high-speed internal CR)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Value			Unit	Remarks	
Farameter	Syllibol	Min	Тур	Max	Ollit	Remarks	
PLL oscillation stabilization wait time*1 (LOCK UP time)	tLOCK	100	-	-	μs		
PLL input clock frequency	f _{PLLI}	3.8	4	4.2	MHz		
PLL multiple rate	-	50	-	71	multiple		
PLL macro oscillation clock frequency	f PLLO	190	-	300	MHz		
Main PLL clock frequency*2	fclkpll	-	-	144	MHz		

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.



^{*2:} For more information about Main PLL clock (CLKPLL), see CHAPTER 2-1: Clock in FM3 Family PERIPHERAL MANUAL.

^{*2:} For more information about Main PLL clock (CLKPLL), see CHAPTER 2-1: Clock in FM3 Family PERIPHERAL MANUAL.



12.4.6 Reset Input Characteristics

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$$

Parameter	Symbol Pin		Conditions	Va	alue	Unit	Remarks
i arameter	Oyboi	name	Conditions	Min	Max		Romanio
Reset input time	tinitx	INITX	-	500	-	ns	

12.4.7 Power-on Reset Timing


$$(V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$$

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
raiailletei	Syllibol	Fill liaille	Conditions	Min	Тур	Max	Oill	
Power supply shut down time	t _{off}		-	50	-	-	ms	*1
Power ramp rate	dV/dt	VCC	Vcc: 0.2 V to 2.70 V	0.8	-	1000	mV/μs	*2
Time until releasing Power-on reset	t _{PRT}		-	0.57	ı	0.76	ms	

^{*1:} V_{CC} must be held below 0.2 V for minimum period of t_{OFF}. Improper initialization may occur if this condition is not met.

Note:

 If t_{OFF} cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per "12. 4. 6.Reset Input Characteristics".



Glossary

VDH: detection voltage of Low Voltage detection reset. See "12.6. Low-voltage Detection Characteristics"

^{*2:} This dV/dt characteristic is applied at the power-on of cold start (t_{off} >50 ms).



12.4.8 External Bus Timing

External bus clock output characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	Val	Unit		
Parameter	Symbol	Pili liaille	Conditions	Min	Max	Unit	
Output frequency	tcycle	MCLKOUT*1	V _{CC} ≥ 4.5 V	-	50* ²	MHz	
			V _{CC} < 4.5 V	-	32* ³	MHz	

^{*1:} External bus clock (MCLKOUT) is divided clock of HCLK.

For more information about setting of clock divider, see CHPATER 12: External Bus Interface in FM3 Family PERIPHERAL MANUAL.

When external bus clock is not output, this characteristic does not give any effect on external bus operation.


- *2: When AHB bus clock frequency is more than 100MHz, the divider setting for MCLKOUT must be more than 4.
- *3: When AHB bus clock frequency is more than 64MHz, the divider setting for MCLKOUT must be more than 4.



External bus signal input/output Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	V _{IH}		0.8 × V _{CC}	V	
	VIL		0.2 × V _{CC}	V	
Signal output characteristics	Vон	-	0.8 × V _{CC}	V	
	Vol		0.2 × V _{CC}	V	





Separate Bus Access Asynchronous SRAM Mode


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Din nomo	Conditions	Val		Unit
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit
MOEX	toew	MOEX	V _{CC} ≥ 4.5 V	MCLK×n-3	_	ns
Min pulse width	LOEW	WIOLX	$V_{CC} < 4.5 \text{ V}$		_	113
$MCSX \downarrow \rightarrow Address$	tcsl-av	MCSX[7:0]	V _{CC} ≥ 4.5 V	-9	+9	ns
output delay time	tCSL – AV	MAD[24:0]	$V_{CC} < 4.5 \text{ V}$	-12	+12	113
$MOEX \uparrow \rightarrow$	toeh - AX	MOEX	V _{CC} ≥ 4.5 V	0	MCLK×m+9	ns
Address hold time	OEH - AX	MAD[24:0]	$V_{CC} < 4.5 \text{ V}$	_	MCLK×m+12	113
$MCSX\downarrow \to$	tcsl - oel		V _{CC} ≥ 4.5 V	MCLK×m-9	MCLK×m+9	ns
MOEX ↓ delay time	ICSL - OEL	MOEX	$V_{CC} < 4.5 \text{ V}$	MCLK×m-12	MCLK×m+12	115
$MOEX \uparrow \rightarrow$	4	MCSX[7:0]	V _{CC} ≥ 4.5 V	0	MCLK×m+9	20
MCSX ↑ time	toen-csh		V _{CC} < 4.5 V	0	MCLK×m+12	ns
$MCSX \downarrow \rightarrow$	4	MCSX	V _{CC} ≥ 4.5 V	MCLK×m-9	MCLK×m+9	
MDQM ↓ delay time	tcsl-rdqml	MDQM[1:0]	V _{CC} < 4.5 V	MCLK×m-12	MCLK×m+12	ns
Data set up →	4	MOEX	V _{CC} ≥ 4.5 V	20	-	
MOEX ↑ time	t _{DS} - OE	MADATA[15:0]	V _{CC} < 4.5 V	38	-	ns
$MOEX \uparrow \rightarrow$	+	MOEX	V _{CC} ≥ 4.5 V	0		ns
Data hold time	t _{DH} - OE	MADATA[15:0]	V _{CC} < 4.5 V	U	-	115
MWEX	t _{WEW}	MWEX	V _{CC} ≥ 4.5 V	MCLK×n-3	_	ns
Min pulse width	LVVEVV	IVIVVLA	V _{CC} < 4.5 V	WIGERAII-3	-	115
$MWEX \uparrow \rightarrow Address$	tweh - AX	MWEX	V _{CC} ≥ 4.5 V	0	MCLK×m+9	ns
output delay time	WEH - AX	MAD[24:0]	$V_{CC} < 4.5 V$	_	MCLK×m+12	113
$MCSX\downarrow o$	tcsl-wel		V _{CC} ≥ 4.5 V	MCLK×n-9	MCLK×n+9	ns
MWEX ↓ delay time	ICSL - WEL	MWEX	$V_{CC} < 4.5 V$	MCLK×n-12	MCLK×n+12	115
$MWEX \uparrow \rightarrow$	twen - csh	MCSX[7:0]	V _{CC} ≥ 4.5 V	0	MCLK×m+9	ns
MCSX ↑ delay time	WEH - CSH		V _{CC} < 4.5 V	U	MCLK×m+12	115
$MCSX \downarrow \rightarrow$	t	MCSX	V _{CC} ≥ 4.5 V	MCLK×n-9	MCLK×n+9	no
MDQM ↓ delay time	tcsl-wdqml	MDQM[1:0]	V _{CC} < 4.5 V	MCLK×n-12	MCLK×n+12	ns
$MCSX \downarrow \rightarrow$	too	MCSX	V _{CC} ≥ 4.5 V	MCLK-9	MCLK+9	ne
Data output time	t _{CSL - DV}	MADATA[15:0]	V _{CC} < 4.5 V	MCLK-12	MCLK+12	ns
$MWEX \uparrow \rightarrow$	t	MWEX	V _{CC} ≥ 4.5 V	0	MCLK×m+9	ne
Data hold time	t _{WEH} - DX	MADATA[15:0]	V _{CC} < 4.5 V	U	MCLK×m+12	ns

Note:

⁻ When the external load capacitance = 30 pF. (m = 0 to 15, n = 1 to 16)








Separate Bus Access Synchronous SRAM Mode

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +85°C)

Parameter	Symbol	Pin name	Conditions		lue	Unit
Faranietei	Syllibol	FIII IIailie	Conditions	Min	Max	Offic
Address delay time	tav	MCLK	V _{CC} ≥ 4.5 V	1	9	ns
Address delay time	LAV	MAD[24:0]	V_{CC} < 4.5 V	ı	12	115
	tcsL		V _{CC} ≥ 4.5 V	1	9	ns
MCSX delay time	icsl	MCLK	V _{CC} < 4.5 V	ı	12	113
WICON delay tillle	t _{CSH}	MCSX[7:0]	V _{CC} ≥ 4.5 V	1	9	ns
	ICSH		V_{CC} < 4.5 V	I	12	115
	t _{REL}		V _{CC} ≥ 4.5 V	1	9	ns
MOEX delay time	LKEL	MCLK	V_{CC} < 4.5 V	ı	12	115
WOLA delay lille	t _{REH}	MOEX	V _{CC} ≥ 4.5 V	1	9	ns
	LKEH		V_{CC} < 4.5 V	ı	12	115
Data set up →	t _{DS}	MCLK	V _{CC} ≥ 4.5 V	19	_	ns
MCLK ↑ time	UDS	MADATA[15:0] V _{CC} < 4.5 V 37		-	115	
$MCLK \uparrow \rightarrow$	tон	MCLK	V _{CC} ≥ 4.5 V	0		ns
Data hold time	UH	MADATA[15:0]	V _{CC} < 4.5 V	<u> </u>	-	113
	twel		V _{CC} ≥ 4.5 V	1	9	ns
MWEX delay time	LVVEL	MCLK	V_{CC} < 4.5 V	I	12	115
INIVIEA delay tillie	twen	MWEX	V _{CC} ≥ 4.5 V	1	9	ns
	LWEH		$V_{CC} < 4.5 \text{ V}$	Į	12	115
	t _{DQML}		V _{CC} ≥ 4.5 V	1	9	ns
MDQM[1:0]	LDQML	MCLK	V_{CC} < 4.5 V	I	12	115
delay time	t	MDQM[1:0]	V _{CC} ≥ 4.5 V	1	9	200
	tрамн		V _{CC} < 4.5 V	I	12	ns
$MCLK \uparrow \rightarrow$	tone	MCLK,	V _{CC} ≥ 4.5 V	MCLK+1	MCLK+18	ns
Data output time	t _{ods}	MADATA[15:0]	V _{CC} < 4.5 V	IVIOLINTI	MCLK+24	119
$MCLK \uparrow \rightarrow$	t _{OD}	MCLK	V _{CC} ≥ 4.5 V	1	18	ns
Data hold time	LOD	MADATA[15:0]	V _{CC} < 4.5 V	Į.	24	119

Note:

- When the external load capacitance = 30 pF.






Multiplexed Bus Access Asynchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Va	alue	Unit	
Parameter	Syllibol	Pili liaille	Conditions	Min	Max	Uiiit	
Multiplexed	4		V _{CC} ≥ 4.5 V	0	10	20	
address delay time	TALE-CHMADV	MALE	V _{CC} < 4.5 V	U	20	ns	
Multiplexed	4	MADATA[15:0]	V _{CC} ≥ 4.5 V	MCLK×n+0	MCLK×n+10	20	
address hold time	T CHMADH		V _{CC} < 4.5 V	MCLK×n+0	MCLK×n+20	ns	

Note:

- When the external load capacitance = 30 pF. (m = 0 to 15, n = 1 to 16)






Multiplexed Bus Access Synchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Val	lue	Unit	Remarks
Faranietei	Syllibol	Fili liaille	Conditions	Min	Max	Offic	Remarks
	t a		V _{CC} ≥ 4.5 V	1	9	ns	
MALE dolov time	tchal	MCLK	$V_{CC} < 4.5 \text{ V}$	1	12	ns	
MALE delay time	4	ALE	V _{CC} ≥ 4.5 V	1	9	ns	
	t CHAH		V _{CC} < 4.5 V	Į	12	ns	
MCLK ↑ → Multiplexed	t	MCLK	V _{CC} ≥ 4.5 V	1	top	no	
Address delay time	tchmadv		V _{CC} < 4.5 V	ı		ns	
MCLK ↑ → Multiplexed	t	MADATA[15:0]	V _{CC} ≥ 4.5 V	1	ton	ne	
Data output time	t _{CHMADX}		V _{CC} < 4.5 V		t _{od}	ns	

Note:

- When the external load capacitance = 30 pF.






NAND Flash Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
T didilicter	- Cylliddi	i ili ilalile	Conditions	Min	Max	Oilit
MNREX Min pulse width	tnrew	MNREX	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	MCLK×n-3	-	ns
Data setup → MNREX ↑ time	tds – NRE	MNREX MADATA[15:0]	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	20 38	-	ns
MNREX ↑ → Data hold time	t _{DH – NRE}	MNREX MADATA[15:0]	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	0	-	ns
MNALE ↑ → MNWEX delay time	taleh - NWEL	MNALE MNWEX	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	MCLK×m-9 MCLK×m-12	MCLK×m+9 MCLK×m+12	ns
MNALE ↓ → MNWEX delay time	talel - NWEL	MNALE MNWEX	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	MCLK×m-9 MCLK×m-12	MCLK×m+9 MCLK×m+12	ns
MNCLE ↑ → MNWEX delay time	t _{CLEH} - NWEL	MNCLE MNWEX	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	MCLK×m-9 MCLK×m-12	MCLK×m+9 MCLK×m+12	ns
MNWEX ↑ → MNCLE delay time	tnweh - CLEL	MNCLE MNWEX	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	0	MCLK×m+9 MCLK×m+12	ns
MNWEX Min pulse width	tnwew	MNWEX	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	MCLK×n-3	-	ns
$\begin{array}{c} MNWEX \downarrow \to \\ Data \ delay \ time \end{array}$	tnwel - DV	MNWEX MADATA[15:0]	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	- 9 -12	+ 9 +12	ns
MNWEX ↑ → Data hold time	tnweh – DX	MNWEX MADATA[15:0]	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	0	MCLK×m+9 MCLK×m+12	ns


Note:

- When the external load capacitance = 30 pF. (m=0 to 15, n=1 to 16)













External Ready Input Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	ions Value		Unit	Remarks
Farameter	Syllibol	Fill liaille	Conditions	Min	Max	Oill	Remarks
MCLK ↑	4	MCLK	V _{CC} ≥ 4.5 V	19		20	
MRDY input setup time	t rdyi	MRDY	V _{CC} < 4.5 V	37] -	ns	








12.4.9 Base Timer Input Timing

Timer input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Pin name	in name Conditions		ue	Unit	Remarks
Parameter	Syllibol	Fill Hallie	Conditions	Min	Max	Ullit	Remarks
Input pulse width	tтıwн tтıwL	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	•	ns	



Trigger input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	me Conditions		ue	Unit	Remarks
Faranietei	Symbol	Fili lialile	Conditions	Min	Max	Ollit	Remarks
Input pulse width	t _{TRGH}	TIOAn/TIOBn (when using as TGIN)	•	2tcycp	-	ns	



Note:

t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Base Timer is connected to, see 8 Block Diagram in this data sheet.



12.4.10 CSIO/UART Timing


CSIO (SPI = 0, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	V _{CC} < 4	.5 V	V _{CC} ≥ 4.	5 V	Unit
raidilletei	Symbol	name	Conditions	Min	Max	Min	Max	Oiiit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK\downarrow \to SOTdelaytime$	tslovi	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \to SCK \uparrow setup time$	t _{IVSHI}	SCKx SINx	Master mode	50	ı	30	-	ns
$SCK \uparrow \to SIN \; hold \; time$	tshixi	SCKx SINx		0	-	0	-	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK\downarrow\toSOTdelaytime$	t _{SLOVE}	SCKx SOTx		-	50	-	30	ns
$SIN \to SCK \uparrow setup time$	tivshe	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{SHIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	t⊧	SCKx		-	5	-	5	ns
SCK rise time	t R	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see 8 Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.










CSIO (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

		Pin		V _{CC} < 4.5	5 V	V _{CC} ≥ 4.	5 V	
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4tcycp	-	4tcycp	-	ns
SCK ↑ → SOT delay time	t shovi	SCKx SOTx	Moster made	-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	tıvslı	SCKx SINx	Master mode	50	-	30	-	ns
$SCK\downarrow \to SIN \; hold \; time$	tslixi	SCKx SINx		0	-	0	-	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx SOTx		•	50	-	30	ns
$SIN \to SCK \downarrow setup time$	tivsle	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK\downarrow \to SIN \; hold \; time$	t _{SLIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	t _F	SCKx		ī	5	-	5	ns
SCK rise time	t _R	SCKx		ı	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see 8 Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.










CSIO (SPI = 1, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

_ ,		Pin		V _{CC} < 4.5	5 V	V _{CC} ≥ 4.	5 V	
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	4tcycp	-	ns
SCK ↑ → SOT delay time	tsноvі	SCKx SOTx		-30	+30	- 20	+ 20	ns
SIN → SCK ↓ setup time	tıvslı	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	tslixi	SCKx SINx		0	-	0	-	ns
SOT → SCK ↓ delay time	t _{SOVLI}	SCKx SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock L pulse width	t slsh	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK ↑ → SOT delay time	t shove	SCKx SOTx		-	50	-	30	ns
SIN → SCK ↓ setup time	tivsle	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	tslixe	SCKx SINx		20	-	20	-	ns
SCK fall time	t _F	SCKx		-	5	-	5	ns
SCK rise time	t _R	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see 8 Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.










CSIO (SPI = 1, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Dovomotov	Cumahal	Pin	Canditiana	V _{CC} < 4.5	V	V _{CC} ≥ 4.	5 V	11:4
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK\downarrow o SOT$ delay time	tslovi	SCKx SOTx		-30	+30	- 20	+ 20	ns
SIN → SCK ↑ setup time	t _{IVSHI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	tshixi	SCKx SINx		0	-	0	-	ns
$SOT \to SCK \uparrow delay time$	tsovнı	SCKx SOTx		2tcycp - 30	-	2tcycp - 30	-	ns
Serial clock L pulse width	t slsh	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK\downarrow \to SOT$ delay time	tslove	SCKx SOTx		-	50	-	30	ns
SIN → SCK ↑ setup time	t _{IVSHE}	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	tshixe	SCKx SINx		20	-	20	-	ns
SCK fall time	t _F	SCKx		-	5	-	5	ns
SCK rise time	t _R	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- tcycP indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see 8 Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.








UART external clock input (EXT = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock L pulse width	t slsh		tcycp + 10	-	ns	
Serial clock H pulse width	t shsl	$C_{L} = 30 \text{ pF}$	tcycp + 10	-	ns	
SCK fall time	t⊧	CL = 30 pr	-	5	ns	
SCK rise time	tr		-	5	ns	






12.4.11 External Input Timing

 $(V_{CC}$ = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +85°C)

Parameter	Cumbal	Pin name	Conditions	Valu	16	Unit	Remarks		
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks		
		ADTG	-	2t _{CYCP} *			A/D converter trigger input		
		FRCKx			-	ns	Free-run timer input clock		
		ICxx					Input capture		
Input pulse width	t _{INH,} t _{INL}	DTTIxX	-	2t _{CYCP} *	-	ns	Wave form generator		
				INTxx,	Except Timer mode, Stop mode	2t _{CYCP} + 100*	-	ns	External interrupt
		NMIX	Timer mode, Stop mode	500*2	-	ns	NMI		

^{*:} tcycp indicates the APB bus clock cycle time.

About the APB bus number which A/D converter, Multi-function Timer, External interrupt is connected to, see 8 Block Diagram in this data sheet.






12.4.12 Quadrature Position/Revolution Counter timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Cumbal	Conditions	Valu	е	Unit
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin H width	t _{AHL}	-			
AIN pin L width	t _{ALL}	-			
BIN pin H width	t BHL	-			
BIN pin L width	t _{BLL}	-			
BIN rise time from AIN pin H level	taubu	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin H level	t _{BUAD}	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin L level	t _{ADBD}	PC_Mode2 or PC_Mode3		-	ns
AIN rise time from BIN pin L level	t _{BDAU}	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin H level	t _{BUAU}	PC_Mode2 or PC_Mode3	2t _{CYCP} *		
BIN fall time from AIN pin H level	taubd	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin L level	t _{BDAD}	PC_Mode2 or PC_Mode3			
BIN rise time from AIN pin L level	tadbu	PC_Mode2 or PC_Mode3			
ZIN pin H width	tzhl	QCR:CGSC=0			
ZIN pin L width	tzll	QCR:CGSC=0			
AIN/BIN rise and fall time from determined ZIN level	tzabe	QCR:CGSC=1			
Determined ZIN level from AIN/BIN rise and fall time	t _{ABEZ}	QCR:CGSC=1			


^{*:} tcycp indicates the APB bus clock cycle time.


About the APB bus number which Quadrature Position/Revolution Counter is connected to, see 8 Block Diagram in this data sheet.













12.4.13 I2C Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

		0 1141	Standard	-mode	Fast-m	ode		
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time SDA ↓ → SCL ↓	t hdsta	C _L = 30 pF, R = (Vp/I _{OL})*1	4.0	-	0.6	-	μs	
SCLclock L width	t _{LOW}		4.7	-	1.3	-	μs	
SCLclock H width	tніgн		4.0	-	0.6	-	μs	
(Repeated) START setup time $SCL \uparrow \rightarrow SDA \downarrow$	tsusta		4.7	-	0.6	-	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	thddat		0	3.45*2	0	0.9*3	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t _{SUDAT}		250	-	100	-	ns	
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	tsusто		4.0	-	0.6	ı	μs	
Bus free time between STOP condition and START condition	tвиғ		4.7	-	1.3	-	μs	
		8 MHz ≤ t _{CYCP} ≤ 40 MHz	2 tcycp*4	-	2 tcycp*4	-	ns	*5
Noise filter	t sp	40 MHz < tcyce≤ 60 MHz	3 tcycp*4	-	3 tcycp*4	-	ns	*5
		60 MHz < tcycp ≤ 72 MHz	4 tcycp*4	-	4 tcycp*4	-	ns	*5

^{*1:} R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively.

Vp indicates the power supply voltage of the pull-up resistance and lo∟ indicates Vo∟ guaranteed current.

- *2: The maximum thddat must satisfy that it doesn't extend at least L period (tLow) of device's SCL signal.
- *3: Fast-mode I²C bus device can be used on Standard-mode I²C bus system as long as the device satisfies the requirement of t_{SUDAT} ≥ 250 ns.
- *4: tcycp is the APB bus clock cycle time.


About the APB bus number that I2C is connected to, see 8 Block Diagram in this data sheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more.

To use Fast-mode, set the APB bus clock at 8 MHz or more.

*5: The number of the steps of the noise filter can be changed by register settings.

Change the number of the noise filter steps according to APB2 bus clock frequency.






12.4.14 ETM Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

	0	D .	0	Value		11.24	B I
Parameter	Symbol	Pin name	Conditions	onditions Min Max		Unit	Remarks
Data hald		TRACECLK TRACED[3:0]	V _{CC} ≥ 4.5 V	2	9		
Data hold	t etmh		V _{CC} < 4.5 V	2	15	ns	
TRACECLK	1/+	- TRACECLK -	V _{CC} ≥ 4.5 V	-	50	MHz	
frequency	1/ t _{TRACE}		V _{CC} < 4.5 V	-	32	MHz	
TRACECLK cycle time	t		V _{CC} ≥ 4.5 V	20	-	ns	
	t TRACE		V _{CC} < 4.5 V	31.25	-	ns	

Note:

- When the external load capacitance = 30 pF.






12.4.15 JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

5		D :	0	Valu	ne	11.24	D
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
TMS, TDI setup time	t	TCK,	V _{CC} ≥ 4.5 V	15		no	
TWIS, TDI Setup time	tjtags	TMS, TDI V _{CC} < 4.5 V		ns			
TMS, TDI hold time	t jtagh	TCK,	V _{CC} ≥ 4.5 V	15		ns	
TIVIO, TEITHOIG IIIIC	UTAGH	TMS, TDI	V _{CC} < 4.5 V	15		113	
TDO dolay time	t	TCK,	V _{CC} ≥ 4.5 V	-	25	no	
TDO delay time	t jtagd	TDO	V _{CC} < 4.5 V	-	45	ns	

Note:

- When the external load capacitance = 30 pF.





12.5 12-bit A/D Converter

Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol Pin			Value	е	Unit	Remarks	
Parameter	Syllibol	name	Min	Тур	Max	- Oilit	Remarks	
Resolution	-	-	-	-	12	bit		
Integral Nonlinearity	-	-	-	± 4.0	± 4.5	LSB		
Differential Nonlinearity	-	-	-	± 2.3	± 2.5	LSB	Ī <u>.</u>	
Zero transition voltage	V _{ZT}	ANxx	-	± 10	± 15	mV	AVRH = 2.7 V to 5.5 V	
Full-scale transition voltage	V _{FST}	ANxx	-	AVRH ± 10	AVRH ± 15	mV		
Conversion times			1.0*1	-	-		AV _{CC} ≥ 4.5 V	
Conversion time	-	-	1.2*1	-	-	μs	AV _{CC} < 4.5 V	
Commissor time			*2	-	-		AV _{CC} ≥ 4.5 V	
Sampling time	ts ts	-	*2	-	-	ns	AV _{CC} < 4.5 V	
0			50		0000	no	AV _{CC} ≥ 4.5 V	
Compare clock cycle*3	t cck	-	50	-	2000	ns	AV _{CC} < 4.5 V	
State transition time to operation permission	t _{sтт}	-	-	-	1.0	μs		
Analog input capacity	CAIN	-	-	-	12.9	pF		
Analog innut resistance	-				2	kΩ	AV _{CC} ≥ 4.5 V	
Analog input resistance	Rain	-	-	-	3.8	K12	AV _{CC} < 4.5 V	
Interchannel disparity	-	-	-	-	4	LSB		
Analog port input leak current	-	ANxx	-	-	5	μA		
Analog input voltage	-	ANxx	AVss	-	AVRH	V		
Reference voltage	-	AVRH	2.7	-	AVcc	V		

^{*1:} Conversion time is the value of sampling time (ts) + compare time (tc).

The condition of the minimum conversion time is the following.

 $AV_{CC} \ge 4.5 \text{ V}$, HCLK=120 Hz sampling time: 300 ns, compare time: 700 ns $AV_{CC} < 4.5 \text{ V}$, HCLK=120 Hz sampling time: 500 ns, compare time: 700 ns

Ensure that it satisfies the value of sampling time (ts) and compare clock cycle (tcck).

For setting*4 of sampling time and compare clock cycle, see CHAPTER 1-1: 12-bit A/D Converter in FM3 Family PERIPHERAL MANUAL Analog Macro Part.

A/D Converter register is set at APB bus clock timing. Sampling and compare clock is set at Base clock (HCLK).


About the APB bus number which the A/D Converter is connected to, see 8 Block Diagram in this data sheet.

*2: A necessary sampling time changes by external impedance.

Ensure that it set the sampling time to satisfy (Equation 1).

*3: Compare time (t_C) is the value of (Equation 2).





(Equation 1) $t_S \ge (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$

ts: Sampling time

R_{AIN}: Input resistance of A/D = $2 k\Omega$ at $4.5 V < AV_{CC} < 5.5 V$

Input resistance of A/D = 3.8 k Ω at 2.7 V < AV_{CC} < 4.5 V

C_{AIN}: Input capacity of A/D = 12.9 pF at 2.7 V < AV_{CC} < 5.5 V

REXT: Output impedance of external circuit

(Equation 2) $t_C = t_{CCK} \times 14$

t_C: Compare time

tcck: Compare clock cycle




Definition of 12-bit A/D Converter Terms

■ Resolution: Analog variation that is recognized by an A/D converter.

■Integral Nonlinearity: Deviation of the line between the zero-transition point

(0b111111111110 ←→ 0b11111111111) from the actual conversion characteristics.

■Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)} T - V_{NT}}{1LSB} - 1 [LSB]$$

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST}: Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT}: Voltage at which the digital output changes from 0x(N - 1) to 0xN.



12.6 Low-Voltage Detection Characteristics

12.6.1 Low-Voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks	
Parameter	Syllibol	Conditions	Min	Тур	Max	Oilit	Relliance	
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops	
Released voltage	VDH		2.30	2.50	2.70	V	When voltage rises	

12.6.2 Interrupt of Low-Voltage Detection

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Conditions	Value		е	Unit	Remarks
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops
Released voltage	VDH	3711 - 0000	2.67	2.9	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops
Released voltage	VDH	34111 - 0001	2.85	3.1	3.34	V	When voltage rises
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops
Released voltage	VDH	34111 - 0010	3.04	3.3	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0011	3.31	3.6	3.88	V	When voltage drops
Released voltage	VDH	2011 = 0011	3.40	3.7	3.99	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	3.40	3.7	3.99	V	When voltage drops
Released voltage	VDH	34111 - 0100	3.50	3.8	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.68	4.0	4.32	V	When voltage drops
Released voltage	VDH	3VHI - 0111	3.77	4.1	4.42	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.77	4.1	4.42	V	When voltage drops
Released voltage	VDH	3VHI - 1000	3.86	4.2	4.53	V	When voltage rises
Detected voltage	VDL	SVHI = 1001	3.86	4.2	4.53	V	When voltage drops
Released voltage	VDH	3411 - 1001	3.96	4.3	4.64	V	When voltage rises
LVD stabilization wait time	t _{LVDW}	-	-	-	4032 × t _{CYCP} *	μs	

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



12.7 MainFlash Memory Write/Erase Characteristics

12.7.1 Write / Erase time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Dara	Parameter		Value		Remarks
Faia	imeter	Тур*	Max*	Unit	Nemarks
Sector erase	Large Sector	0.7	3.7		Includes write time prior to internal cross
time	Small Sector	0.3	1.1	S	Includes write time prior to internal erase
Half word (16-bit) write time		12	384	μs	Not including system-level overhead time
Chip erase time		8	38.4	S	Includes write time prior to internal erase

^{*:} The typical value is immediately after shipment, the maximum value is guarantee value under 100,000 cycle of erase/write.

12.7.2 Erase/write cycles and data hold time

Ī	Erase/write cycles (cycle)	Data hold time (year)	Remarks
	1,000	20*	
	10,000	10*	
	100,000	5*	

^{*:} At average + 85°C

12.8 WorkFlash Memory Write/Erase Characteristics

12.8.1 Write / Erase time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Va	lue	Unit	Remarks	
Parameter	Тур*	Max*	Offic	Renidrks	
Sector erase time	0.3	1.5	s	Includes write time prior to internal erase	
Half word (16-bit) write time	20	384	μs	Not including system-level overhead time	
Chip erase time	1.2	6	s	Includes write time prior to internal erase	

^{*:} The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.

12.8.2 Erase/write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

^{*:} At average + 85°C



12.9 Return Time from Low-Power Consumption Mode

12.9.1 Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter Symbol	Va	lue	Unit	Remarks	
i didiletei	Gyillboi	Тур	Max*	Oilit	Remarks
Sleep mode		to	/CC	ns	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		40	80	μs	
Low-speed CR Timer mode	ticnt	453	737	μs	
Sub Timer mode		453	737	μs	
Stop mode		453	737	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.


Operation example of return from Low-Power consumption mode (by external interrupt*)



^{*:} External interrupt is set to detecting fall edge.



Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

- The return factor is different in each Low-Power consumption modes.
 See "CHAPTER 6: Low Power Consumption Mode and Operations of Standby Modes" in "FM3 Family PERIPHERAL MANUAL" about the return factor from Low-Power consumption mode.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".



12.9.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter Sym	Symbol	Value		Unit	Remarks
Faiailletei	Symbol	Тур	Max*	Oilit	Remarks
Sleep mode		321	461	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode	t _{RCNT}	321	461	μs	
Low-speed CR Timer mode		441	701	μs	
Sub Timer mode		441	701	μs	
Stop mode		441	701	μs	


^{*:} The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)





Operation example of return from low power consumption mode (by internal resource reset*)



^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

- The return factor is different in each Low-Power consumption modes.
 See "CHAPTER 6: Low Power Consumption Mode and Operations of Standby Modes" in "FM3 Family PERIPHERAL MANUAL."
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".
- The time during the power-on reset/low-voltage detection reset is excluded. See "(6) Power-on Reset Timing" in "4. AC Characteristics" in "12 Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the High-speed CR Run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the Main PLL clock stabilization wait time
- The internal resource reset means the watchdog reset and the CSV reset.




13. Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
MB9BF412NPQC-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte		
MB9BF414NPQC-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte	Plastic • QFP	
MB9BF415NPQC-G-JNE2	Main: 384 Kbyte Work: 32 Kbyte	48 Kbyte	100-pin (0.65 mm pitch), (PQH100)	
MB9BF416NPQC-G-JNE2	Main: 512 Kbyte Work: 32 Kbyte	64 Kbyte		
MB9BF412NPMC-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte		
MB9BF414NPMC-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte	Plastic • LQFP	
MB9BF415NPMC-G-JNE2	Main: 384 Kbyte Work: 32 Kbyte	48 Kbyte	100-pin (0.5 mm pitch), (LQI100)	
MB9BF416NPMC-G-JNE2	Main: 512 Kbyte Work: 32 Kbyte	64 Kbyte		Tools
MB9BF412RPMC-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte		Tray
MB9BF414RPMC-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte	Plastic • LQFP	
MB9BF415RPMC-G-JNE2	Main: 384 Kbyte Work: 32 Kbyte	48 Kbyte	120-pin (0.5 mm pitch), (LQM120)	
MB9BF416RPMC-G-JNE2	Main: 512 Kbyte Work: 32 Kbyte	64 Kbyte		
MB9BF412NBGL-GE1	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte		
MB9BF414NBGL-GE1	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte	Plastic • FBGA	
MB9BF415NBGL-GE1	Main: 384 Kbyte Work: 32 Kbyte	48 Kbyte	112-pin (0.8 mm pitch), (LBC112)	
MB9BF416NBGL-GE1	Main: 512 Kbyte Work: 32 Kbyte	64 Kbyte		



14. Package Dimensions

Package Type	Package Code
LQFP 100	LQI100



SYMBOL	DIN	/IENSIOI	NS
STIVIBUL	MIN.	NOM.	MAX.
Α	_	_	1.70
A1	0.05	_	0.15
b	0.15	_	0.27
С	0.09	_	0.20
D	16.00 BSC		
D1	14.00 BSC		
е	0.50 BSC		
E	16.00 BSC		
E1	14.00 BSC		;
L	0.45	0.60	0.75
11	0.30	0.50	0.70

NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 - DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- NHESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 10 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.


PACKAGE OUTLINE, 100 LEAD LQFP 14.0X14.0X1.7 MM I OI100 REV*A

002-11500 *A





Package Type	Package Code
LQFP 120	LQM120





BOTTOM VIEW







SYMBOL	DIN	/IENSIOI	VS
JIMBUL	MIN.	NOM.	MAX.
Α			1.70
A1	0.05		0.15
b	0.17	0.22	0.27
С	0.115	-	0.195
D	18.00 BSC		
D1	16.00 BSC		
е	0.50 BSC		
E	18.00 BSC		
E1	16.00 BSC		
L	0.45	0.60	0.75
θ	0°	_	8°

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- A:REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- 9. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 11. JEDEC SPECIFICATION NO. REF: N/A.

PACKAGE OUTLINE, 120 LEAD LQFP 18.0X18.0X1.7 MM LQM120 REV**

002-16172 **



Package Type	Package Code
QFP 100	PQH100



SYMBOL	DIN	MENSIO	NS
STIVIBUL	MIN.	NOM.	MAX.
Α	_	_	3.35
A1	0.05	_	0.45
b	0.27	0.32	0.37
С	0.11	_	0.23
D	23.90 BSC		
D1	20.00 BSC		;
е	0.65 BSC		
E	1	7.90 BSC	;
E1	14	4.00 BS0)
θ	0°	_	8°
L	0.73	0.88	1.03
L1	1.95 REF		
L2	0.25 BSC		

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.

ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.

TO BE DETERMINED AT SEATING PLANE C.

ADIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.

⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.

REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.

⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.


1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 100 LEAD QFP 20.00X14.00X3.35 MM PQH100 REV**

002-15156 **



Package Type	Package Code
FBGA 112	LBC112



		DIMENSIONS	
SYMBOL	MIN.	NOM.	MAX.
Α	-	-	1.45
A1	0.25	0.35	0.45
D		10.00 BSC	
E		10.00 BSC	
D1	8.00 BSC		
E1	8.00 BSC		
MD	11		
ME	11		
N		112	
Øb	0.35	0.45	0.55
eD	0.80 BSC		
еE	0.80 BSC		
SD	0.00		
SE		0.00	

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS
- 2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- 6. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,
 "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, $"SD" = eD/2 \ AND \ "SE" = eE/2.$

- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
 - 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.

PACKAGE OUTLINE, 112 BALL FBGA

002-13225 **



15. Major Changes

Spansion Publication Number: DS706-00026

Page	Section	Change Results
Revision 1	.0	
-	-	Initial release
Revision 2	1.0	
5	■ FEATURES • External Interrupt Controller Unit	Corrected the external interrupt input pin.
101	■ ELECTRICAL CHARACTERISTICS 5. 12-bit A/D Converter • Electrical Characteristics for the A/D Converter	Corrected the value of "Compare clock cycle". Max: 10000 → 2000
106	■ ORDERING INFORMATION	Corrected the part number.
Revision 2	1	
-	-	Company name and layout design change
Revision 3	.0	
2	■Features ●External Bus Interface	Added the description of Maximum area size
9	■Packages	Deleted the description of ES
27, 28	■List of Pin Functions · List of pin numbers	Modified I/O circuit type of P63 to P68
47, 49	■I/O Circuit Type	Added the description of I2C to the type of E, F and I
47, 48	■I/O Circuit Type	Added about +B input
54	■Handling Devices	Added "□Stabilizing power supply voltage"
54	■Handling Devices●Crystal oscillator circuit	Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board."
55	■Handling Devices ◆C Pin	Changed the description
56	■Block Diagram	Modified the block diagram
57	■Memory Map · Memory map(1)	Modified the area of "External Device Area"
58, 59	■Memory Map · Memory map(2)(3)	Added the summary of Flash memory sector and the note
66, 67	■Electrical Characteristics 1. Absolute Maximum Ratings	Added the Clamp maximum current Added the output current of P80 and P81 Added about +B input
68	■Electrical Characteristics 2. Recommended Operation Conditions	Modified the minimum value of Analog reference voltage Added Smoothing capacitor Added the note about less than the minimum power supply voltage
69, 70	■Electrical Characteristics 3. DC Characteristics (1) Current rating	Changed the table format Added Main TIMER mode current Added Flash Memory Current Moved A/D Converter Current Modified the unit of low voltage detection circuit (LVD) power supply current
73	■Electrical Characteristics 4. AC Characteristics (1) Main Clock Input Characteristics	Added Master clock at Internal operating clock frequency
74	■Electrical Characteristics 4. AC Characteristics (3) Built-in CR Oscillation Characteristics	Added Frequency stability time at Built-in high-speed CR



Page	Section	Change Results	
75	■Electrical Characteristics 4. AC Characteristics (4-1) Operating Conditions of Main PLL (4-2) Operating Conditions of Main PLL	· Added Main PLL clock frequency · Added the figure of Main PLL connection	
76	■Electrical Characteristics 4. AC Characteristics (6) Power-on Reset Timing	· Added Time until releasing Power-on reset · Changed the figure of timing	
78-80	■Electrical Characteristics 4. AC Characteristics (7) External Bus Timing	Modified Data output time	
88-95	■Electrical Characteristics 4. AC Characteristics (8) CSIO/UART Timing	Modified from UART Timing to CSIO/UART Timing Changed from Internal shift clock operation to Master mode Changed from External shift clock operation to Slave mode	
102	■Electrical Characteristics 5. 12bit A/D Converter	Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage Modified Stage transition time to operation permission Modified the minimum value of Reference voltage	
105	■Electrical Characteristics 7. Low-voltage Detection Characteristics (2) Interrupt of Low-voltage Detection	Modified LVD stabilization wait time	
106	■Electrical Characteristics 9. WorkFlash Memory Write/Erase Characteristics (1) Write / Erase time	Modified sector erase time Modified half word(16-bit) write time	
107-110	■Electrical Characteristics 9. Return Time from Low-Power Consumption Mode	Added Return Time from Low-Power Consumption Mode	
111	■Ordering Information	Change to full part number	
112-115	■Package Dimensions	Deleted FPT-100P-M20 and FPT-120P-M21	

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: MB9B410R Series 32-bit Arm® Cortex®-M3 FM3 Microcontroller

Document Number: 002-05615

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	TOYO	03/13/2015	Migrated to Cypress and assigned document number 002-05615. No change to document contents or format.
*A	5175344	TOYO	03/17/2016	Changed package code as below. FPT-100P-M23 to LQI100-02 FPT-120P-M37 to LQM120-02 FPT-100P-M36 to PQH100 BGA-112P-M04 to LBC112 P.18 Modified I/O circuit type of MD0 P.39 Added the note of JTAG pins. P.51 Modified X1A of block diagram. P.69 Modified max value of PLL macro oscillation clock frequency to 144MHz. P.105-108 Changed package Dimensions.
*B	5314949	TOYO	06/21/2016	P.104 Modified part number.
*C	5666809	YSKA	03/21/2017	"Modified RTC description in "Features, Real-Time Clock(RTC)" Changed starting count value from 01 to 00. Deleted "second, or day of the week" in the Interrupt function (Page 2) Updated "12.4.7 Power-On Reset Timing". Changed parameter from "Power Supply rising time(t _{VCCR})[ms]" to "Power ramp rate(dV/dt)[mV/us]" and added some comments (Page 70) Updated Package code as follows (Page 8-12, 62, 105) LQI100-02 -> LQI100, LQM120-02 -> LQM120 Updated "14. Package dimensions" (Page 106-109) Modified typo in "13. Ordering Information" (Page 105) Added the Baud rate spec in "12.4.10 CSIO/UART Timing".(Page 82, 84, 86, 88)
*D	6064714	HUAL	02/09/2018	Updated the Sales information and legal



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2012-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not a ssume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or systems (cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless f

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-05615 Rev. *D February 9, 2018 Page 112 of 112