■ FEATURES

Feature	Description		
Technology	• 0.18μm CMOS		
	• F ² MC-16FX CPU		
	Up to 56 MHz internal, 17.8 ns instruction cycle time		
CPU	 Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers) 		
	8-byte instruction execution queue		
	• Signed multiply (16-bit \times 16-bit) and divide (32-bit/16-bit) instructions available		
	On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop)		
	 3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor). 		
	 Up to 56 MHz external clock for devices with fast clock input feature 		
	32-100 kHz subsystem quartz clock		
System clock	 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection watchdog 		
	 Clock source selectable from main- and subclock oscillator (part number suffix "W" and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals 		
	 Low Power Consumption - 13 operating modes: (different Run, Sleep, Timer modes Stop mode) 		
	Clock modulator		
On-chip voltage regulator	 Internal voltage regulator supports reduced internal MCU voltage, offering low EM and low power consumption figures 		
Low voltage reset	Reset is generated when supply voltage is below minimum.		
Code Security	Protects ROM content from unintended read-out		
Memory Patch Function	Replaces ROM content		
Memory Paten Function	Can also be used to implement embedded debug support		
DMA	 Automatic transfer function independent of CPU, can be assigned freely to resources 		
	Fast Interrupt processing		
Interrupts	8 programmable priority levels		
	Non-Maskable Interrupt (NMI)		
Timers	 Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-b Sub clock timer) 		
	Watchdog Timer		

Feature	Description		
	Supports CAN protocol version 2.0 part A and B		
	ISO16845 certified		
	Bit rates up to 1 Mbit/s		
	32 message objects		
CAN	Each message object has its own identifier mask		
	Programmable FIFO mode (concatenation of message objects)		
	Maskable interrupt		
	Disabled Automatic Retransmission mode for Time Triggered CAN applications		
	Programmable loop-back mode for self-test operation		
	Full duplex USARTs (SCI/LIN)		
LIGART	Wide range of baud rate settings using a dedicated reload timer		
USART	Special synchronous options for adapting to different synchronous serial protocols		
	LIN functionality working either as master or slave LIN device		
100	• Up to 400 kbps		
l ² C	Master and Slave functionality, 7-bit and 10-bit addressing		
	SAR-type		
A/D convertor	10-bit resolution		
A/D converter	• Signals interrupt on conversion end, single conversion mode, continuous conversion		
	mode, stop conversion mode, activation by software, external trigger or reload timer		
A/D Converter Refer- ence Voltage switch • 2 independent positive A/D converter reference voltages available			
	16-bit wide		
Reload Timers	• Prescaler with 1/2 ¹ , 1/2 ² , 1/2 ³ , 1/2 ⁴ , 1/2 ⁵ , 1/2 ⁶ of peripheral clock frequency		
	Event count function		
	Signals an interrupt on overflow, supports timer clear upon match with Output		
Free Running Timers	Compare (0, 4), Prescaler with 1, 1/2 ¹ , 1/2 ² , 1/2 ³ , 1/2 ⁴ , 1/2 ⁵ , 1/2 ⁶ , 1/2 ⁷ ,1/2 ⁸ of peripheral clock frequency		
	16-bit wide		
Input Capture Units	Signals an interrupt upon external event		
	Rising edge, falling edge or rising & falling edge sensitive		
	• 16-bit wide		
Output Compare Units	Signals an interrupt when a match with 16-bit I/O Timer occurs		
	A pair of compare registers can be used to generate an output signal.		

Feature	Description	
	16-bit down counter, cycle and duty setting registers	
	Interrupt at trigger, counter borrow and/or duty match	
Programmable Pulse	PWM operation and one-shot operation	
Generator	Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock a	ınd
	Reload timer underflow as clock input	
	Can be triggered by software or reload timer	
	Stepper Motor Controller with integrated high current output drivers	
	Four high current outputs for each channel	
Stepper Motor Control-	Two synchronized 8/10-bit PWMs per channel	
ler	Internal prescaling for PWM clock: 1, 1/4, 1/5, 1/6, 1/8, 1/10, 1/12, 1/16 of peripher clock	ral
	Separate power supply for high current output drivers	
	LCD controller with up to 4 COM × 65 SEG	
	Internal or external voltage generation	
	Duty cycle: Selectable from options: 1/2, 1/3 and 1/4	
	Fixed 1/3 bias	
	Programmable frame period	
	Clock source selectable from three options (peripheral clock, subclock or Foscillator clock)	₹С
LCD Controller	On-chip drivers for internal divider resistors or external divider resistors	
	On-chip data memory for display	
	LCD display can be operated in Timer Mode	
	Blank display: selectable	
	All SEG, COM and V pins can be switched between general and specialize purposes	:ed
	External divided resistors can be also used to shut off the current when LCD deactivated	is
Caunal Canaratar	8-bit PWM signal is mixed with tone frequency from 16-bit reload counter	
Sound Generator	PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock	
	Can be clocked either from sub oscillator (devices with part number suffix "W"), made oscillator or from the RC oscillator	ain
Real Time Clock	Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clocalibration)	ock
	Read/write accessible second/minute/hour registers	
	Can signal interrupts every half second/second/minute/hour/day	
	Internal clock divider and prescaler provide exact 1s clock	



Feature	Description		
	Edge sensitive or level sensitive		
External Interrupts	Interrupt mask and pending bit per channel		
	Each available CAN channel RX has an external interrupt for wake-up		
	Selected USART channels SIN have an external interrupt for wake-up		
	Disabled after reset		
Non Maskable Interrupt	Once enabled, can not be disabled other than by reset.		
Non waskable interrupt	Level high or level low sensitive		
	Pin shared with external interrupt 0.		
	8-bit or 16-bit bidirectional data		
	Up to 24-bit addresses		
	6 chip select signals		
External bus interface	Multiplexed address/data lines		
External bus interrace	Non-multiplexed address/data lines		
	Wait state request		
	External bus master possible		
	Timing programmable		
	Monitors an external voltage and generates an interrupt in case of a voltage lower or		
Alarm comparator	higher than the defined thresholds		
Alaim comparator	Threshold voltages defined externally or generated internally		
	Status is readable, interrupts can be masked separately		
	Virtually all external pins can be used as general purpose I/O		
	All push-pull outputs (except when used as I2C SDA/SCL line)		
	Bit-wise programmable as input/output or peripheral signal		
I/O Ports	Bit-wise programmable input enable		
	Bit-wise programmable input levels: Automotive / CMOS-Schmitt trigger / TTL		
	Bit-wise programmable pull-up resistor		
	Bit-wise programmable output driving strength for EMI optimization		
Package	120-pin plastic LQFP		
	Supports automatic programming, Embedded Algorithm		
	Write/Erase/Erase-Suspend/Resume commands		
	A flag indicating completion of the algorithm		
	Number of erase cycles: 10,000 times		
Flash Memory	Data retention time: 20 years		
	Erase can be performed on each sector individually		
	Sector protection		
	Flash Security feature to protect the content of the Flash		
	Low voltage detection during Flash erase		

■ PRODUCT LINEUP


Features		MB96V300B	MB96(F)38x
Product type		Evaluation sample	Flash product: MB96F38x Mask ROM product: MB9638x
Product option	ıs		
YS			Low voltage reset persistently on / Single clock
RS			Low voltage reset can be disabled / Single clock
YW			Low voltage reset persistently on / Dual clock
RW		1	Low voltage reset can be disabled / Dual clock
TS		- NA	indep. 32KB Flash / Low voltage reset persistently on / Single clock
HS			indep. 32KB Flash / Low voltage reset can be disabled / Single clock
TW			indep. 32KB Flash / Low voltage reset persistently on / Dual clock
HW			indep. 32KB Flash / Low voltage reset can be disabled / Dual clock
Flash/ROM	RAM		
128KB	6KB		MB96384Y*1, MB96384R*1
160KB	8KB		MB96385Y*1, MB96385R*1, MB96F385Y*1, MB96F385R*1
288KB	16KB		MB96F386Y, MB96F386R
416KB	16KB	ROM/Flash memory emulation	MB96F387Y, MB96F387R
576KB [Flash A: 544KB, Flash B: 32KB]	28KB	by external RAM, 92KB internal RAM	MB96F388T*1, MB96F388H*1
832KB [Flash A: 544KB, Flash B: 288KB]	32KB		MB96F389Y*1, MB96F389R*1,
Package		BGA416	FPT-120P-M21
DMA		16 channels	7 channels
USART		10 channels	5 channels
I2C		2 channels	1 channel
A/D Converter		40 channels	16 channels
A/D Converter Reference Voltage switch		yes	Only for MB96F386Y, MB96F386R, MB96F387Y, MB96F387R
16-bit Reload Timer		6 channels + 1 channel (for PPG)	4 channels + 1 channel (for PPG)
16-bit Free-Running Timer		4 channels	2 channels
16-bit Output Com	npare	12 channels	4 channels

Features	MB96V300B	MB96(F)38x	
16-bit Input Capture	12 channels	8 channels	
16-bit Programmable Pulse Generator	20 channels	8 channels	
CAN Interface	5 channels	Other than below: 2 channels MB96384Y' ¹ , MB96384R' ¹ , MB96(F)385Y' ¹ , MB96(F)385R' ¹ ,: 1 channel	
Stepping Motor Controller	6 channels	5 channels	
External Interrupts	16 channels 8 channels		
Non-Maskable Interrupt	1 channel		
Sound generator	2 channels 2 channels		
LCD Controller	4 COM x 72 SEG 4 COM x 65 SEG		
Real Time Clock	1		
I/O Ports	136	94 for part number with suffix "W", 96 for part number with suffix "S"	
Alarm comparator	Other than below: 2 channels 2 channels MB96384Y*1, MB96384R*1, MB96(F)385Y*1, MB96(F)385R*1,: 1 channel		
External bus interface	Yes		
Chip select	6 signals		
Clock output function	2 channels		
Low voltage reset	Yes		
On-chip RC-oscillator	Yes		

^{*1:} These devices are under development and specification is preliminary. These products under development may change its specification without notice.


■ BLOCK DIAGRAM

Block diagram of MB96(F)38x



■ PIN ASSIGNMENT

Pin assignment of MB96(F)38x



■ PIN FUNCTION DESCRIPTION

Pin Function description (1 of 3)

Pin name	Feature	Description
ADn	External bus	External bus interface (non multiplexed mode) data input/ output. External bus interface (multiplexed mode) address output and data input/output
ADTG	ADC	A/D converter trigger input
ALARMn	Alarm comparator	Alarm Comparator n input
ALE	External bus	External bus Address Latch Enable output
An	External bus	External bus non-multiplexed address output
ANn	ADC	A/D converter channel n input
AVcc	Supply	Analog circuits power supply
AVRH	ADC	A/D converter high reference voltage input
AVRH2	ADC	Alternative A/D converter high reference voltage input
AVRL	ADC	A/D converter low reference voltage input
AVss	Supply	Analog circuits power supply
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock output function	Clock Output function n output
CKOTn_R	Clock output function	Relocated Clock Output function n output
CKOTXn	Clock output function	Clock Output function n inverted output
CKOTXn_R	Clock output function	Relocated Clock Output function n inverted output
COMn	LCD	LCD COM pins
ECLK	External bus	External bus clock output
CSn	External bus	External bus chip select n output
CSn_R	External bus	Relocated External bus chip select n output
DVcc	Supply	SMC pins power supply
FRCKn	Free Running Timer	Free Running Timer n input
FRCKn_R	Free Running Timer	Relocated Free Running Timer n input
HAKX	External bus	External bus Hold Acknowledge
HRQ	External bus	External bus Hold Request
INn	ICU	Input Capture Unit n input
INn_R	ICU	Relocated Input Capture Unit n input
l l		

Pin Function description (2 of 3)

Pin name	Feature	Description
INTn_R	External Interrupt	Relocated External Interrupt n input
LBX	External bus	External Bus Interface Lower Byte select strobe output
MDn	Core	Input pins for specifying the operating mode.
NMI	External Interrupt	Non-Maskable Interrupt input
OUTn	OCU	Output Compare Unit n waveform output
OUTn_R	OCU	Relocated Output Compare Unit n waveform output
Pxx_n	GPIO	General purpose IO
PPGn	PPG	Programmable Pulse Generator n output
PPGn_R	PPG	Relocated Programmable Pulse Generator n output
PWMn	SMC	SMC PWM high current
RDX	External bus	External bus interface read strobe output
RDY	External bus	External bus interface external wait state request input
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input
SCKn	USART	USART n serial clock input/output
SCLn	I2C	I2C interface n clock I/O input/output
SDAn	I2C	I2C interface n serial data I/O input/output
SEGn	LCD	LCD segment n
SGA	Sound Generator	SG amplitude output
SGO	Sound Generator	SG sound/tone output
SGA_R	Sound Generator	Relocated SG amplitude output
SGO_R	Sound Generator	Relocated SG sound/tone output
SINn	USART	USART n serial data input
SOTn	USART	USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TINn_R	Reload Timer	Relocated Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TOTn_R	Reload Timer	Relocated Reload Timer n output
TTGn	PPG	Programmable Pulse Generator n trigger input
TXn	CAN	CAN interface n TX output

Pin Function description (3 of 3)

Pin name	Feature	Description
UBX	External bus	External Bus Interface Upper Byte select strobe output
Vn	LCD	LCD voltage references
Vcc	Supply	Power supply
Vss	Supply	Power supply
WOT	RTC	Real Timer clock output
WRHX	External bus	External bus High byte write strobe output
WRLX/WRX	External bus	External bus Low byte / Word write strobe output
X0	Clock	Oscillator input
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")
X1	Clock	Oscillator output
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")

■ PIN CIRCUIT TYPE

Pin circuit types (1 of 2)

riii Circuit ty	ypes (1012	
FPT-120P-M21		
Pin no.	Circuit type*1	
1	Supply	
2	F	
3 to 11	J	
12,13	N	
14 to 21	K	
22	Supply	
23 to 24	G	
25	Supply	
26 to 29	K	
30,31	Supply	
32 to 35	K	
36 to 40	М	
41,42	Supply	
43 to 52	М	
53,54	Supply	
55 to 59	М	
60, 61	Supply	
62 to 64	С	
65, 66	Α	
67	Supply	
68,69	B*2	
68,69	H*3	
70	Е	
71 to 89	J	
90 to 91	Supply	
92 to 112	J	
113 to 116	L	

Pin circuit types (2 of 2)

FPT-120P-M21		
Pin no.	Circuit type*1	
117 to 119	Н	
120	Supply	

^{*1:} Please refer to "■ I/O CIRCUIT TYPE" for details on the I/O circuit types

^{*2:} Devices with suffix "W"

^{*3:} Devices without suffix "W"

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 R MRFBE R X0 FCI or osc disable	 High-speed oscillation circuit: Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin) Programmable feedback resistor = approx. 2 * 0.5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode
В	X1A Xout SRFBE NOSC disable	Low-speed oscillation circuit: • Programmable feedback resistor = approx. 2 * 5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled
С	R Hysteresis inputs	Mask ROM and EVA device: CMOS Hysteresis input pin Flash device: CMOS input pin
E	Pull-up Resistor Hysteresis inputs	 CMOS Hysteresis input pin Pull-up resistor value: approx. 50 kΩ

Туре	Circuit	Remarks
F		Power supply input protection circuit
G	ANE AVR ANE	 A/D converter ref+ (AVRH/AVRH2) power supply input pin with protection circuit Flash devices do not have a protection circuit against VCC for pins AVRH/AVRH2 Devices without AVRH reference switch do not have an analog switch for the AVRL pin
Н	Standby control for input shutdown TTL input	 CMOS level output (programmable IoL = 5mA, IoH = -5mA and IoL = 2mA, IoH = -2mA) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx.

16

Туре	Circuit	Remarks
J	Standby control for input shutdown	 CMOS level output (programmable IoL = 5mA, IoH = -5mA and IoL = 2mA, IoH = -2mA) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx. SEG or COM output
К	Standby control for input shutdown	 CMOS level output (programmable IoL = 5mA, IoH = -5mA and IoL = 2mA, IoH = -2mA) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function. Programmable pull-up resistor: 50kΩ approx. Analog input SEG output

Туре	Circuit	Remarks
L	Standby control Fout Nout Nout Nout Hysteresis input for input shutdown Standby control for input shutdown Vx input	 CMOS level output (programmable IoL = 5mA, IoH = -5mA and IoL = 2mA, IoH = -2mA) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx. Analog input Vx input SEG output
M	Standby control for input shutdown TTL input	 CMOS level output (programmable IoL = 5mA, IoH = -5mA and IoL = 2mA, IoH = -2mA, IoL = 30mA, IoH = -30mA) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx.

Type	Circuit	Remarks
N	Standby control for input shutdown TTL input	 CMOS level output (IoL = 3mA, IoH = -3mA) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx. *1: N-channel transistor has slew rate control according to I²C spec, irrespective of usage

■ MEMORY MAP

	MB96V300B		MB96(F)38x	
FF:FFFH	Emulation ROM		USER ROM / External Bus ⁻⁴	
10:0000н	External Bus		External Bus	
	Boot-ROM		Boot-ROM	
0F:E000н	Reserved External RAM		Reserved	
02:0000н			December 1	
01:0000н	Internal RAM bank 1	RAMEND1 ² RAMSTART1 ²	Reserved Internal RAM bank 1 Reserved	RAM availability de- pending on the device
00:8000н	ROM/RAM MIRROR		ROM/RAM MIRROR	
	Internal RAM	RAMSTART0'2	Internal RAM bank 0	
	bank 0		Reserved	External Bus end
RAMSTART0°3	Fotom of Box		External Bus	address ²
00:0С00н	External Bus			
00:0380н	Peripherals		Peripherals	
00:0180н	GPR*¹		GPR*1	
00:0100н	DMA		DMA	
00:00F0н	External Bus		External Bus	
00:0000н	Peripheral		Peripheral	

^{*1:} Unused GPR banks can be used as RAM area

The External Bus area and DMA area are only available if the device contains the corresponding resource. The available RAM and ROM area depends on the device.

^{*2:} For External Bus end address and RAMSTART/END addresses, please refer to the table on the next page.

^{*3:} For EVA device, RAMSTART0 depends on the configuration of the emulated device.

^{*4:} For details about USER ROM area, see the ■ USER ROM MEMORY MAP FOR FLASH DEVICES and ■ USER ROM MEMORY MAP FOR MASK ROM DEVICES on the following pages.

■ RAMSTART/END AND EXTERNAL BUS END ADDRESSES

Devices	Bank 0 RAM size	Bank 1 RAM size	External Bus end address	RAMSTART0	RAMSTART1	RAMEND1
MB96384	6KByte	-	00:61FFн	00:6А40н	-	-
MB96385/F385	8KByte	-	00:61FFн	00:6240н	-	-
MB96F386, MB96F387	16KByte	-	00:41FFн	00:4240н	-	-
MB96F388	28KByte	-	00:11FFн	00:1240н	-	-
MB96F389	28KByte	4KByte	00:11FFн	00:1240н	01:8000н	01:8FFFн

■ USER ROM MEMORY MAP FOR FLASH DEVICES

		MB96F385R MB96F385Y	MB96F386R MB96F386Y	MB96F387R MB96F387Y	
Alternative mode CPU address	Flash memory mode address	Flash size 160kByte	Flash size 288kByte	Flash size 416kByte	
FF:FFFFH FF:0000H	3F:FFFFн 3F:0000н	S39 - 64K	S39 - 64K	S39 - 64K	
FE:FFFFH	3E:FFFFh	S38 - 64K	S38 - 64K	S38 - 64K	
FE:0000 _H	3Е:0000н	330 - 04K	330 - 04K	336 - 04K	
FD:FFFF _H	3D:FFFFн		S37 - 64K	S37 - 64K	
FD:0000H	3D:0000H			I I	Flash
FC:FFFFH FC:0000H	3C:FFFFн 3C:0000н		S36 - 64K	S36 - 64K	
FB:FFFFH	3B:FFFF _H			005 0414	
FB:0000H	3B:0000 _H			S35 - 64K	
FA:FFFF _H	3A:FFFF _H	┧ ├	 	C24 C4K	
FA:0000 _H	3A:0000 _H	1		S34 - 64K	
F9:FFFF _H	39:FFFFн	i i	ii		
F9:0000н	39:0000н			1	
F8:FFFF _H	38:FFFFн				
F8:0000 _H	38:0000н			!	
F7:FFFFH	37:FFFF _H				
F7:0000H	37:0000н		_		
F6:FFFFн F6:0000н	36:FFFFн	1		1	
F5:FFFFH					
F5:0000 _H	35:0000 _H		Fustaman hua		
F4:FFFF _H	34:FFFFн	1 -	External bus		
F4:0000 _H	34:0000н			External bus	
F3:FFFF _H	33:FFFFн			LATERIAL DUS	
F3:0000 _H	33:0000н				
F2:FFFF _H	32:FFFF _H			1	
F2:0000н F1:FFFFн	32:0000H		_		
F1:FFFFн F1:0000н	31:FFFFн 31:0000н			1	
F0:FFFFH	31:0000н 30:FFFFн				
F0:0000 _H	30:0000н			1	
E0:FFFFH	00.0000	j			
E0:0000н DF:FFFFн		Reserved	Reserved	Reserved	
DF:8000 _H					
DF:7FFFH	1F:7FFFн	SA3 - 8K	SA3 - 8K	SA3 - 8K	
DF:6000 _H	1F:6000 _H	1			
DF:5FFFн DF:4000н	1F:5FFFн 1F:4000н	SA2 - 8K	SA2 - 8K	SA2 - 8K	Flash
DF:3FFF _H	1F:3FFFн	SA1 - 8K	SA1 - 8K	SA1 - 8K	FiaSii
DF:2000 _H	1F:2000 _H				
DF:1FFF _H	1F:1FFFн	SA0 - 8K *1	SA0 - 8K *1	SA0 - 8K *1	
DF:0000H	1F:0000 _H	37.10 01.1	0,10 011	5,10 511	
DE:FFFF _H		Reserved	Reserved	Reserved	
DE:0000 _H					

		MB96F388T MB96F388H	MB96F389R MB96F389Y	
Alternative mode CPU address	Flash memory mode address	Flash size 576kByte	Flash size 832kByte	
FF:FFFFH FF:0000H	3F:FFFFн 3F:0000н	S39 - 64K	S39 - 64K	
FE:FFFFH	3E:FFFFH	S38 - 64K	S38 - 64K	
FE:0000H	3Е:0000н			
FD:FFFF _H FD:0000 _H	3D:FFFFн 3D:0000н	S37 - 64K	S37 - 64K	
FC:FFFFH	3C:FFFFH	S36 - 64K	S36 - 64K	
FC:0000H FB:FFFFH	3C:0000н 3B:FFFFн	S35 - 64K	S35 - 64K	A
FB:0000 _H	3В:0000н			
FA:FFFF _H FA:0000 _H	3A:FFFFн 3A:0000н	S34 - 64K	S34 - 64K	
F9:FFFF _H	39:FFFFн	S33 - 64K	S33 - 64K	
F9:0000н F8:FFFFн	39:0000н 38:FFFFн			
F8:0000 _H	38:0000н	S32 - 64K	S32 - 64K	
F7:FFFFH	37:FFFF _H		S31 - 64K	
F7:0000н F6:FFFFн	37:0000н 36:FFFFн		S30 - 64K	
F6:0000 _H	36:0000н		Flach	В
F5:FFFFн F5:0000н	35:FFFFн 35:0000н		S29 - 64K	_
F4:FFFF	34:FFFFн	_	S28 - 64K	
F4:0000H	34:0000H		320 - 0410	
F3:FFFFн F3:0000н	33:FFFFн 33:0000н	External bus		
F2:FFFF _H	32:FFFFн	External bus		
F2:0000 _H F1:FFFF _H	32:0000н 31:FFFFн	-		
F1:0000H	31:0000н		External bus	
F0:FFFFH	30:FFFFн		Litternal bus	
F0:0000н E0:FFFFн	30:0000н	1		
Е0:0000н				
DF:FFFF _H		Dagamad	Danamad	
DF:8000 _H		Reserved	Reserved	
DF:7FFFH	1F:7FFFн	SA3 - 8K	SA3 - 8K	
DF:6000H	1F:6000 _H	1		
DF:5FFFн DF:4000н	1F:5FFFн 1F:4000н	SA2 - 8K	SA2 - 8K	
DF:3FFF _H	1F:3FFFн	SA1 - 8K	SA1 - 8K	١
DF:2000н DF:1FFFн	1F:2000н 1F:1FFFн			
DF:0000H	1F:0000 _H	SA0 - 8K *1	SA0 - 8K *1	
DE:FFFF _H		Reserved	Reserved	
DE:8000 _H				
DE:7FFFH	1E:7FFFH	SB3 - 8K	SB3 - 8K	
DE:6000H DE:5FFFH	1E:6000н 1E:5FFFн	SB2 - 8K	SB2 - 8K	
DE:4000 _H	1E:4000н		Flach	В
DE:3FFF _H	1E:3FFFн 1E:2000н	SB1 - 8K	SB1 - 8K	_
	1 L. 2000H		! 	
DE:2000H DE:1FFFH	1E:1FFF _H	SB0 - 8K *2	SB0 - 8K *2	

^{*2:} Sector SB0 contains the ROM Configuration Block RCBB at CPU address DE:0000н - DE:002Fн

■ USER ROM MEMORY MAP FOR MASK ROM DEVICES

	MB96384	MB96385
CPU address	ROM size 128kByte	ROM size 160kByte
FF:FFFH FF:0000H FE:FFFFH FE:0000H	128K ROM	128K ROM
FD:FFFFн E0:0000н	External bus	External bus
DF:FFFFH DF:8000H	Decembed	Reserved
DF:7FFFн DF:0080н	Reserved	32K ROM
DF:007Fн DF:0000н	ROM configuration block RCB	ROM configuration block RCB
DE:FFFFH DE:0000H	Reserved	Reserved

■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD[2:0] = 010, Serial Communication mode)

MB96F38x					
Pin number	USART Number	Normal function			
LQFP-120	OSAKT Number				
8		SIN0			
9	USART0	SOT0			
10		SCK0			
3		SIN1			
4	USART1	SOT1			
5		SCK1			
56		SIN2			
57	USART2	SOT2			
58		SCK2			

Note: If a Flash programmer and its software needs to use a handshaking pin, Fujitsu suggests to the tool vendor to support at least port P00_1 on pin 88.

If handshaking is used by the tool but P00_1 is not available in customer's application, Fujitsu suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.

■ I/O MAP

I/O map MB96(F)38x (1 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000000н	I/O Port P00 - Port Data Register	PDR00	-	R/W
000001н	I/O Port P01 - Port Data Register	PDR01	-	R/W
000002н	I/O Port P02 - Port Data Register	PDR02	-	R/W
000003н	I/O Port P03 - Port Data Register	PDR03	-	R/W
000004н	I/O Port P04 - Port Data Register	PDR04	-	R/W
000005н	I/O Port P05 - Port Data Register	PDR05	-	R/W
000006н	I/O Port P06 - Port Data Register	PDR06	-	R/W
000007н	Reserved	-	-	-
000008н	I/O Port P08 - Port Data Register	PDR08	-	R/W
000009н	I/O Port P09 - Port Data Register	PDR09	-	R/W
00000Ан	I/O Port P10 - Port Data Register	PDR10	-	R/W
00000Вн	I/O Port P11 - Port Data Register	PDR11	-	R/W
00000Сн	I/O Port P12 - Port Data Register	PDR12	-	R/W
00000Дн	I/O Port P13 - Port Data Register	PDR13	-	R/W
00000Ен- 000017н	Reserved	-	-	-
000018н	ADC0 - Control Status register Low	ADCSL	ADCS	R/W
000019н	ADC0 - Control Status register High	ADCSH	-	R/W
00001Ан	ADC0 - Data Register Low	ADCRL	ADCR	R
00001Вн	ADC0 - Data Register High	ADCRH	-	R
00001Сн	ADC0 - Setting Register	-	ADSR	R/W
00001Dн	ADC0 - Setting Register	-	-	R/W
00001Ен	ADC0 - Extended Configuration Register	ADECR	-	R/W
00001Fн	Reserved	-	-	-
000020н	FRT0 - Data register of free-running timer	-	TCDT0	R/W
000021н	FRT0 - Data register of free-running timer	-	-	R/W
000022н	FRT0 - Control status register of free-running timer Low	TCCSL0	TCCS0	R/W
000023н	FRT0 - Control status register of free-running timer High	TCCSH0	-	R/W

I/O map MB96(F)38x (2 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000024н	FRT1 - Data register of free-running timer	-	TCDT1	R/W
000025н	FRT1 - Data register of free-running timer	-	-	R/W
000026н	FRT1 - Control status register of free-running timer Low	TCCSL1	TCCS1	R/W
000027н	FRT1 - Control status register of free-running timer High	TCCSH1	-	R/W
000028н	OCU0 - Output Compare Control Status	OCS0	-	R/W
000029н	OCU1 - Output Compare Control Status	OCS1	-	R/W
00002Ан	OCU0 - Compare Register	-	OCCP0	R/W
00002Вн	OCU0 - Compare Register	-	-	R/W
00002Сн	OCU1 - Compare Register	-	OCCP1	R/W
00002Dн	OCU1 - Compare Register	-	-	R/W
00002Ен	OCU2 - Output Compare Control Status	OCS2	-	R/W
00002Fн	OCU3 - Output Compare Control Status	OCS3	-	R/W
000030н	OCU2 - Compare Register	-	OCCP2	R/W
000031н	OCU2 - Compare Register	-		R/W
000032н	OCU3 - Compare Register	-	OCCP3	R/W
000033н	OCU3 - Compare Register	-	-	R/W
000034н- 00003Fн	Reserved	-	-	-
000040н	ICU0/ICU1 - Control Status Register	ICS01	-	R/W
000041н	ICU0/ICU1 - Edge register	ICE01	-	R/W
000042н	ICU0 - Capture Register Low	IPCPL0	IPCP0	R
000043н	ICU0 - Capture Register High	IPCPH0	-	R
000044н	ICU1 - Capture Register Low	IPCPL1	IPCP1	R
000045н	ICU1 - Capture Register High	IPCPH1	-	R
000046н	ICU2/ICU3 - Control Status Register	ICS23	-	R/W
000047н	ICU2/ICU3 - Edge register	ICE23	-	R/W
000048н	ICU2 - Capture Register Low	IPCPL2	IPCP2	R
000049н	ICU2 - Capture Register High	IPCPH2	-	R
00004Ан	ICU3 - Capture Register Low	IPCPL3	IPCP3	R

I/O map MB96(F)38x (3 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00004Вн	ICU3 - Capture Register High	IPCPH3	-	R
00004Сн	ICU4/ICU5 - Control Status Register	ICS45	-	R/W
00004Dн	ICU4/ICU5 - Edge register	ICE45	-	R/W
00004Ен	ICU4 - Capture Register Low	IPCPL4	IPCP4	R
00004Fн	ICU4 - Capture Register High	IPCPH4	-	R
000050н	ICU5 - Capture Register Low	IPCPL5	IPCP5	R
000051н	ICU5 - Capture Register High	IPCPH5	-	R
000052н	ICU6/ICU7 - Control Status Register	ICS67	-	R/W
000053н	ICU6/ICU7 - Edge register	ICE67	-	R/W
000054н	ICU6 - Capture Register Low	IPCPL6	IPCP6	R
000055н	ICU6 - Capture Register High	IPCPH6	-	R
000056н	ICU7 - Capture Register Low	IPCPL7	IPCP7	R
000057н	ICU7 - Capture Register High	IPCPH7	-	R
000058н	EXTINT0 - External Interrupt Enable Register	ENIR0	-	R/W
000059н	EXTINT0 - External Interrupt Interrupt request Register	EIRR0	-	R/W
00005Ан	EXTINT0 - External Interrupt Level Select Low	ELVRL0	ELVR0	R/W
00005Вн	EXTINT0 - External Interrupt Level Select High	ELVRH0	-	R/W
00005Сн- 00005Fн	Reserved	-	-	-
000060н	RLT0 - Timer Control Status Register Low	TMCSRL0	TMCSR0	R/W
000061н	RLT0 - Timer Control Status Register High	TMCSRH0	-	R/W
000062н	RLT0 - Reload Register - for writing	-	TMRLR0	W
000062н	RLT0 - Reload Register - for reading	-	TMR0	R
000063н	RLT0 - Reload Register - for writing	-	-	W
000063н	RLT0 - Reload Register - for reading	-	-	R
000064н	RLT1 - Timer Control Status Register Low	TMCSRL1	TMCSR1	R/W
000065н	RLT1 - Timer Control Status Register High	TMCSRH1	-	R/W
000066н	RLT1 - Reload Register - for writing	-	TMRLR1	W
000066н	RLT1 - Reload Register - for reading	-	TMR1	R
000067н	RLT1 - Reload Register - for writing	-	-	W

I/O map MB96(F)38x (4 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000067н	RLT1 - Reload Register - for reading	-	-	R
000068н	RLT2 - Timer Control Status Register Low	TMCSRL2	TMCSR2	R/W
000069н	RLT2 - Timer Control Status Register High	TMCSRH2	-	R/W
00006Ан	RLT2 - Reload Register - for writing	-	TMRLR2	W
00006Ан	RLT2 - Reload Register - for reading	-	TMR2	R
00006Вн	RLT2 - Reload Register - for writing	-	-	W
00006Вн	RLT2 - Reload Register - for reading			R
00006Сн	RLT3 - Timer Control Status Register Low	TMCSRL3	TMCSR3	R/W
00006Dн	RLT3 - Timer Control Status Register High	TMCSRH3	-	R/W
00006Ен	RLT3 - Reload Register - for writing	-	TMRLR3	W
00006Ен	RLT3 - Reload Register - for reading	-	TMR3	R
00006Fн	RLT3 - Reload Register - for writing	-	-	W
00006Fн	RLT3 - Reload Register - for reading		-	R
000070н	RLT6 - Timer Control Status Register Low (dedic. RLT for PPG)	TMCSRL6	TMCSR6	R/W
000071н	RLT6 - Timer Control Status Register High (dedic. RLT for PPG)	TMCSRH6	-	R/W
000072н	RLT6 - Reload Register (dedic. RLT for PPG) - for writing	-	TMRLR6	W
000072н	RLT6 - Reload Register (dedic. RLT for PPG) - for reading	-	TMR6	R
000073н	RLT6 - Reload Register (dedic. RLT for PPG) - for writing	-	-	W
000073н	RLT6 - Reload Register (dedic. RLT for PPG) - for reading	-	-	R
000074н	PPG3-PPG0 - General Control register 1 Low	GCN1L0	GCN10	R/W
000075н	PPG3-PPG0 - General Control register 1 High	GCN1H0	-	R/W
000076н	PPG3-PPG0 - General Control register 2 Low	GCN2L0	GCN20	R/W
000077н	PPG3-PPG0 - General Control register 2 High	GCN2H0	-	R/W
000078н	PPG0 - Timer register	-	PTMR0	R
000079н	PPG0 - Timer register	-	-	R
00007Ан	PPG0 - Period setting register	-	PCSR0	W

I/O map MB96(F)38x (5 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00007Вн	PPG0 - Period setting register	-	-	W
00007Сн	PPG0 - Duty cycle register	-	PDUT0	W
00007Dн	PPG0 - Duty cycle register	-	-	W
00007Ен	PPG0 - Control status register Low	PCNL0	PCN0	R/W
00007Fн	PPG0 - Control status register High	PCNH0	-	R/W
000080н	PPG1 - Timer register	-	PTMR1	R
000081н	PPG1 - Timer register	-	-	R
000082н	PPG1 - Period setting register	-	PCSR1	W
000083н	PPG1 - Period setting register	-	-	W
000084н	PPG1 - Duty cycle register	-	PDUT1	W
000085н	PPG1 - Duty cycle register	-	-	W
000086н	PPG1 - Control status register Low	PCNL1	PCN1	R/W
000087н	PPG1 - Control status register High	PCNH1	-	R/W
000088н	PPG2 - Timer register	-	PTMR2	R
000089н	PPG2 - Timer register	-	-	R
00008Ан	PPG2 - Period setting register	-	PCSR2	W
00008Вн	PPG2 - Period setting register	-	-	W
00008Сн	PPG2 - Duty cycle register	-	PDUT2	W
00008Dн	PPG2 - Duty cycle register	-	-	W
00008Ен	PPG2 - Control status register Low	PCNL2	PCN2	R/W
00008Fн	PPG2 - Control status register High	PCNH2	-	R/W
000090н	PPG3 - Timer register	-	PTMR3	R
000091н	PPG3 - Timer register	-	-	R
000092н	PPG3 - Period setting register	-	PCSR3	W
000093н	PPG3 - Period setting register	-	-	W
000094н	PPG3 - Duty cycle register	-	PDUT3	W
000095н	PPG3 - Duty cycle register	-	-	W
000096н	PPG3 - Control status register Low	PCNL3	PCN3	R/W
000097н	PPG3 - Control status register High	PCNH3	-	R/W
000098н	PPG7-PPG4 - General Control register 1 Low	GCN1L1	GCN11	R/W

I/O map MB96(F)38x (6 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000099н	PPG7-PPG4 - General Control register 1 High	GCN1H1	-	R/W
00009Ан	PPG7-PPG4 - General Control register 2 Low	GCN2L1	GCN21	R/W
00009Вн	PPG7-PPG4 - General Control register 2 High	GCN2H1	-	R/W
00009Сн	PPG4 - Timer register	-	PTMR4	R
00009Dн	PPG4 - Timer register	-	-	R
00009Ен	PPG4 - Period setting register	-	PCSR4	W
00009Fн	PPG4 - Period setting register	-	-	W
0000А0н	PPG4 - Duty cycle register	-	PDUT4	W
0000А1н	PPG4 - Duty cycle register	-	-	W
0000А2н	PPG4 - Control status register Low	PCNL4	PCN4	R/W
0000АЗн	PPG4 - Control status register High	PCNH4	-	R/W
0000А4н	PPG5 - Timer register	-	PTMR5	R
0000А5н	PPG5 - Timer register	-	-	R
0000А6н	PPG5 - Period setting register	-	PCSR5	W
0000А7н	PPG5 - Period setting register	-	-	W
0000А8н	PPG5 - Duty cycle register	-	PDUT5	W
0000А9н	PPG5 - Duty cycle register	-	-	W
0000ААн	PPG5 - Control status register Low	PCNL5	PCN5	R/W
0000АВн	PPG5 - Control status register High	PCNH5	-	R/W
0000АСн	I2C0 - Bus Status Register	IBSR0	-	R
0000АДн	I2C0 - Bus Control Register	IBCR0	-	R/W
0000АЕн	I2C0 - Ten bit Slave address Register Low	ITBAL0	ITBA0	R/W
0000АFн	I2C0 - Ten bit Slave address Register High	ITBAH0	-	R/W
0000В0н	I2C0 - Ten bit Address mask Register Low	ITMKL0	ITMK0	R/W
0000В1н	I2C0 - Ten bit Address mask Register High	ITMKH0	-	R/W
0000В2н	I2C0 - Seven bit Slave address Register	ISBA0	-	R/W
0000ВЗн	I2C0 - Seven bit Address mask Register	ISMK0	-	R/W
0000В4н	I2C0 - Data Register	IDAR0	-	R/W
0000В5н	I2C0 - Clock Control Register	ICCR0	-	R/W

I/O map MB96(F)38x (7 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000В6н- 0000ВFн	Reserved	-	-	-
0000С0н	USART0 - Serial Mode Register	SMR0	-	R/W
0000С1н	USART0 - Serial Control Register	SCR0	-	R/W
0000С2н	USART0 - TX Register	TDR0	-	W
0000С2н	USART0 - RX Register	RDR0	-	R
0000СЗн	USART0 - Serial Status	SSR0	-	R/W
0000С4н	USART0 - Control/Com. Register	ECCR0	-	R/W
0000С5н	USART0 - Ext. Status Register	ESCR0	-	R/W
0000С6н	USART0 - Baud Rate Generator Register Low	BGRL0	BGR0	R/W
0000С7н	USART0 - Baud Rate Generator Register High	BGRH0	-	R/W
0000С8н	USART0 - Extended Serial Interrupt Register	ESIR0	-	R/W
0000С9н	Reserved	-	-	-
0000САн	USART1 - Serial Mode Register	SMR1	-	R/W
0000СВн	USART1 - Serial Control Register	SCR1	-	R/W
0000ССн	USART1 - TX Register	TDR1	-	W
0000ССн	USART1 - RX Register	RDR1	-	R
0000СДн	USART1 - Serial Status	SSR1	-	R/W
0000СЕн	USART1 - Control/Com. Register	ECCR1	-	R/W
0000СFн	USART1 - Ext. Status Register	ESCR1	-	R/W
0000D0н	USART1 - Baud Rate Generator Register Low	BGRL1	BGR1	R/W
0000D1н	USART1 - Baud Rate Generator Register High	BGRH1	-	R/W
0000D2н	USART1 - Extended Serial Interrupt Register	ESIR1	-	R/W
0000Д3н	Reserved	-	-	-
0000Д4н	USART2 - Serial Mode Register	SMR2	-	R/W
0000Д5н	USART2 - Serial Control Register	SCR2	-	R/W
0000D6н	USART2 - TX Register	TDR2	-	W
0000D6н	USART2 - RX Register	RDR2	-	R
0000D7н	USART2 - Serial Status	SSR2	-	R/W
0000D8н	USART2 - Control/Com. Register	ECCR2	-	R/W

I/O map MB96(F)38x (8 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000D9н	USART2 - Ext. Status Register	ESCR2	-	R/W
0000ДАн	USART2 - Baud Rate Generator Register Low	BGRL2	BGR2	R/W
0000ДВн	USART2 - Baud Rate Generator Register High	BGRH2	-	R/W
0000DСн	USART2 - Extended Serial Interrupt Register	ESIR2	-	R/W
0000DDн- 0000EFн	Reserved	-	-	-
0000F0н- 0000FFн	External Bus area	EXTBUS0	-	R/W
000100н	DMA0 - Buffer address pointer low byte	BAPL0	-	R/W
000101н	DMA0 - Buffer address pointer middle byte	ВАРМ0	-	R/W
000102н	DMA0 - Buffer address pointer high byte	ВАРН0	-	R/W
000103н	DMA0 - DMA control register	DMACS0	-	R/W
000104н	DMA0 - I/O register address pointer low byte	IOAL0	IOA0	R/W
000105н	DMA0 - I/O register address pointer high byte	IOAH0	-	R/W
000106н	DMA0 - Data counter low byte	DCTL0	DCT0	R/W
000107н	DMA0 - Data counter high byte	DCTH0	-	R/W
000108н	DMA1 - Buffer address pointer low byte	BAPL1	-	R/W
000109н	DMA1 - Buffer address pointer middle byte	BAPM1	-	R/W
00010Ан	DMA1 - Buffer address pointer high byte	BAPH1	-	R/W
00010Вн	DMA1 - DMA control register	DMACS1	-	R/W
00010Сн	DMA1 - I/O register address pointer low byte	IOAL1	IOA1	R/W
00010Dн	DMA1 - I/O register address pointer high byte	IOAH1	-	R/W
00010Ен	DMA1 - Data counter low byte	DCTL1	DCT1	R/W
00010Fн	DMA1 - Data counter high byte	DCTH1	-	R/W
000110н	DMA2 - Buffer address pointer low byte	BAPL2	-	R/W
000111н	DMA2 - Buffer address pointer middle byte	BAPM2	-	R/W
000112н	DMA2 - Buffer address pointer high byte	BAPH2	-	R/W
000113н	DMA2 - DMA control register	DMACS2	-	R/W
000114н	DMA2 - I/O register address pointer low byte	IOAL2	IOA2	R/W
000115н	DMA2 - I/O register address pointer high byte	IOAH2	-	R/W
000116н	DMA2 - Data counter low byte	DCTL2	DCT2	R/W

I/O map MB96(F)38x (9 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000117н	DMA2 - Data counter high byte	DCTH2	-	R/W
000118н	DMA3 - Buffer address pointer low byte	BAPL3	-	R/W
000119н	DMA3 - Buffer address pointer middle byte	BAPM3	-	R/W
00011Ан	DMA3 - Buffer address pointer high byte	ВАРН3	-	R/W
00011Вн	DMA3 - DMA control register	DMACS3	-	R/W
00011Сн	DMA3 - I/O register address pointer low byte	IOAL3	IOA3	R/W
00011Dн	DMA3 - I/O register address pointer high byte	IOAH3	-	R/W
00011Ен	DMA3 - Data counter low byte	DCTL3	DCT3	R/W
00011Fн	DMA3 - Data counter high byte	DCTH3	-	R/W
000120н	DMA4 - Buffer address pointer low byte	BAPL4	-	R/W
000121н	DMA4 - Buffer address pointer middle byte	BAPM4	-	R/W
000122н	DMA4 - Buffer address pointer high byte	BAPH4	-	R/W
000123н	DMA4 - DMA control register	DMACS4	-	R/W
000124н	DMA4 - I/O register address pointer low byte	IOAL4	IOA4	R/W
000125н	DMA4 - I/O register address pointer high byte	IOAH4	-	R/W
000126н	DMA4 - Data counter low byte	DCTL4	DCT4	R/W
000127н	DMA4 - Data counter high byte	DCTH4	-	R/W
000128н	DMA5 - Buffer address pointer low byte	BAPL5	-	R/W
000129н	DMA5 - Buffer address pointer middle byte	BAPM5	-	R/W
00012Ан	DMA5 - Buffer address pointer high byte	BAPH5	-	R/W
00012Вн	DMA5 - DMA control register	DMACS5	-	R/W
00012Сн	DMA5 - I/O register address pointer low byte	IOAL5	IOA5	R/W
00012Dн	DMA5 - I/O register address pointer high byte	IOAH5	-	R/W
00012Ен	DMA5 - Data counter low byte	DCTL5	DCT5	R/W
00012Fн	DMA5 - Data counter high byte	DCTH5	-	R/W
000130н	DMA6 - Buffer address pointer low byte	BAPL6	-	R/W
000131н	DMA6 - Buffer address pointer middle byte	BAPM6	-	R/W
000132н	DMA6 - Buffer address pointer high byte	BAPH6	-	R/W
000133н	DMA6 - DMA control register	DMACS6	-	R/W
000134н	DMA6 - I/O register address pointer low byte	IOAL6	IOA6	R/W

I/O map MB96(F)38x (10 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000135н	DMA6 - I/O register address pointer high byte	IOAH6	-	R/W
000136н	DMA6 - Data counter low byte	DCTL6	DCT6	R/W
000137н	DMA6 - Data counter high byte	DCTH6	-	R/W
000138н- 00017Fн	Reserved	-	-	-
000180н- 00037Fн	CPU - General Purpose registers (RAM access)	GPR_RAM	-	R/W
000380н	DMA0 - Interrupt select	DISEL0	-	R/W
000381н	DMA1 - Interrupt select	DISEL1	-	R/W
000382н	DMA2 - Interrupt select	DISEL2	-	R/W
000383н	DMA3 - Interrupt select	DISEL3	-	R/W
000384н	DMA4 - Interrupt select	DISEL4	-	R/W
000385н	DMA5 - Interrupt select	DISEL5	-	R/W
000386н	DMA6 - Interrupt select	DISEL6	-	R/W
000387н- 00038Fн	Reserved	-	-	-
000390н	DMA - Status register low byte	DSRL	DSR	R/W
000391н	DMA - Status register high byte	DSRH	-	R/W
000392н	DMA - Stop status register low byte	DSSRL	DSSR	R/W
000393н	DMA - Stop status register high byte	DSSRH	-	R/W
000394н	DMA - Enable register low byte	DERL	DER	R/W
000395н	DMA - Enable register high byte	DERH	-	R/W
000396н- 00039Fн	Reserved	-	-	-
0003А0н	Interrupt level register	ILR	ICR	R/W
0003А1н	Interrupt index register	IDX	-	R/W
0003А2н	Interrupt vector table base register Low	TBRL	TBR	R/W
0003А3н	Interrupt vector table base register High	TBRH	-	R/W
0003А4н	Delayed Interrupt register	DIRR	-	R/W
0003А5н	Non Maskable Interrupt register	NMI	-	R/W
0003A6н- 0003AВн	Reserved	-	-	-

I/O map MB96(F)38x (11 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003АСн	EDSU communication interrupt selection Low	EDSU2L	EDSU2	R/W
0003АДн	EDSU communication interrupt selection High	EDSU2H	-	R/W
0003АЕн	ROM mirror control register	ROMM	-	R/W
0003АГн	EDSU configuration register	EDSU	-	R/W
0003В0н	Memory patch control/status register ch 0/1	-	PFCS0	R/W
0003В1н	Memory patch control/status register ch 0/1	-	-	R/W
0003В2н	Memory patch control/status register ch 2/3	-	PFCS1	R/W
0003В3н	Memory patch control/status register ch 2/3	-	-	R/W
0003В4н	Memory patch control/status register ch 4/5	-	PFCS2	R/W
0003В5н	Memory patch control/status register ch 4/5	-	-	R/W
0003В6н	Memory patch control/status register ch 6/7	-	PFCS3	R/W
0003В7н	Memory patch control/status register ch 6/7	-	-	R/W
0003В8н	Memory Patch function - Patch address 0 low	PFAL0	-	R/W
0003В9н	Memory Patch function - Patch address 0 middle	PFAM0	-	R/W
0003ВАн	Memory Patch function - Patch address 0 high	PFAH0	-	R/W
0003ВВн	Memory Patch function - Patch address 1 low	PFAL1	-	R/W
0003ВСн	Memory Patch function - Patch address 1 middle	PFAM1	-	R/W
0003ВДн	Memory Patch function - Patch address 1 high	PFAH1	-	R/W
0003ВЕн	Memory Patch function - Patch address 2 low	PFAL2	-	R/W
0003ВFн	Memory Patch function - Patch address 2 middle	PFAM2	-	R/W
0003С0н	Memory Patch function - Patch address 2 high	PFAH2	-	R/W
0003С1н	Memory Patch function - Patch address 3 low	PFAL3	-	R/W
0003С2н	Memory Patch function - Patch address 3 middle	PFAM3	-	R/W
0003С3н	Memory Patch function - Patch address 3 high	PFAH3	-	R/W
0003С4н	Memory Patch function - Patch address 4 low	PFAL4	-	R/W
0003С5н	Memory Patch function - Patch address 4 middle	PFAM4	-	R/W
0003С6н	Memory Patch function - Patch address 4 high	PFAH4	-	R/W
0003С7н	Memory Patch function - Patch address 5 low	PFAL5	-	R/W
0003С8н	Memory Patch function - Patch address 5 middle	PFAM5	-	R/W
0003С9н	Memory Patch function - Patch address 5 high	PFAH5	-	R/W

I/O map MB96(F)38x (12 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003САн	Memory Patch function - Patch address 6 low	PFAL6	-	R/W
0003СВн	Memory Patch function - Patch address 6 middle	PFAM6	-	R/W
0003ССн	Memory Patch function - Patch address 6 high	PFAH6	-	R/W
0003СDн	Memory Patch function - Patch address 7 low	PFAL7	-	R/W
0003СЕн	Memory Patch function - Patch address 7 middle	PFAM7	-	R/W
0003СFн	Memory Patch function - Patch address 7 high	PFAH7	-	R/W
0003D0н	Memory Patch function - Patch data 0 Low	PFDL0	PFD0	R/W
0003D1н	Memory Patch function - Patch data 0 High	PFDH0	-	R/W
0003D2н	Memory Patch function - Patch data 1 Low	PFDL1	PFD1	R/W
0003D3н	Memory Patch function - Patch data 1 High	PFDH1	-	R/W
0003D4н	Memory Patch function - Patch data 2 Low	PFDL2	PFD2	R/W
0003D5н	Memory Patch function - Patch data 2 High	PFDH2	-	R/W
0003D6н	Memory Patch function - Patch data 3 Low	PFDL3	PFD3	R/W
0003D7н	Memory Patch function - Patch data 3 High	PFDH3	-	R/W
0003D8н	Memory Patch function - Patch data 4 Low	PFDL4	PFD4	R/W
0003D9н	Memory Patch function - Patch data 4 High	PFDH4	-	R/W
0003DАн	Memory Patch function - Patch data 5 Low	PFDL5	PFD5	R/W
0003DВн	Memory Patch function - Patch data 5 High	PFDH5	-	R/W
0003DСн	Memory Patch function - Patch data 6 Low	PFDL6	PFD6	R/W
0003DDн	Memory Patch function - Patch data 6 High	PFDH6	-	R/W
0003DЕн	Memory Patch function - Patch data 7 Low	PFDL7	PFD7	R/W
0003DFн	Memory Patch function - Patch data 7 High	PFDH7	-	R/W
0003E0н- 0003F0н	Reserved	-	-	-
0003F1н	Memory Control Status Register A	MCSRA	-	R/W
0003F2н	Memory Timing Configuration Register A Low	MTCRAL	MTCRA	R/W
0003F3н	Memory Timing Configuration Register A High	MTCRAH	-	R/W
0003F4н	Reserved	-	-	-
0003F5н	Memory Control Status Register B	MCSRB	-	R/W
0003F6н	Memory Timing Configuration Register B Low	MTCRBL	MTCRB	R/W

I/O map MB96(F)38x (13 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003F7н	Memory Timing Configuration Register B High	MTCRBH	-	R/W
0003F8н	Flash Memory Write Control register 0	FMWC0	-	R/W
0003F9н	Flash Memory Write Control register 1	FMWC1	-	R/W
0003FАн	Flash Memory Write Control register 2	FMWC2	-	R/W
0003FВн	Flash Memory Write Control register 3	FMWC3	-	R/W
0003FСн	Flash Memory Write Control register 4	FMWC4	-	R/W
0003FDн	Flash Memory Write Control register 5	FMWC5	-	R/W
0003FEн- 0003FFн	Reserved	-	-	-
000400н	Standby Mode control register	SMCR	-	R/W
000401н	Clock select register	CKSR	-	R/W
000402н	Clock Stabilization select register	CKSSR	-	R/W
000403н	Clock monitor register	CKMR	-	R
000404н	Clock Frequency control register Low	CKFCRL	CKFCR	R/W
000405н	Clock Frequency control register High	CKFCRH	-	R/W
000406н	PLL Control register Low	PLLCRL	PLLCR	R/W
000407н	PLL Control register High	PLLCRH	-	R/W
000408н	RC clock timer control register	RCTCR	-	R/W
000409н	Main clock timer control register	MCTCR	-	R/W
00040Ан	Sub clock timer control register	SCTCR	-	R/W
00040Вн	Reset cause and clock status register with clear function	RCCSRC	-	R
00040Сн	Reset configuration register	RCR	-	R/W
00040Дн	Reset cause and clock status register	RCCSR	-	R
00040Ен	Watch dog timer configuration register	WDTC	-	R/W
00040Fн	Watch dog timer clear pattern register	WDTCP	-	W
000410н- 000414н	Reserved	-	-	-
000415н	Clock output activation register	COAR	-	R/W
000416н	Clock output configuration register 0	COCR0	-	R/W
000417н	Clock output configuration register 1	COCR1	-	R/W

I/O map MB96(F)38x (14 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000418н	Clock Modulator control register	CMCR	-	R/W
000419н	Reserved	-	-	-
00041Ан	Clock Modulator Parameter register Low	CMPRL	CMPR	R/W
00041Вн	Clock Modulator Parameter register High	CMPRH	-	R/W
00041Сн- 00042Вн	Reserved	-	-	-
00042Сн	Voltage Regulator Control register	VRCR	-	R/W
00042Dн	Clock Input and LVD Control Register	CILCR	-	R/W
00042Ен- 00042Fн	Reserved	-	-	-
000430н	I/O Port P00 - Data Direction Register	DDR00	-	R/W
000431н	I/O Port P01 - Data Direction Register	DDR01	-	R/W
000432н	I/O Port P02 - Data Direction Register	DDR02	-	R/W
000433н	I/O Port P03 - Data Direction Register	DDR03	-	R/W
000434н	I/O Port P04 - Data Direction Register	DDR04	-	R/W
000435н	I/O Port P05 - Data Direction Register	DDR05	-	R/W
000436н	I/O Port P06 - Data Direction Register	DDR06	-	R/W
000437н	Reserved	-	-	-
000438н	I/O Port P08 - Data Direction Register	DDR08	-	R/W
000439н	I/O Port P09 - Data Direction Register	DDR09	-	R/W
00043Ан	I/O Port P10 - Data Direction Register	DDR10	-	R/W
00043Вн	I/O Port P11 - Data Direction Register	DDR11	-	R/W
00043Сн	I/O Port P12 - Data Direction Register	DDR12	-	R/W
00043Dн	I/O Port P13 - Data Direction Register	DDR13	-	R/W
00043Ен- 000443н	Reserved	-	-	-
000444н	I/O Port P00 - Port Input Enable Register	PIER00	-	R/W
000445н	I/O Port P01 - Port Input Enable Register	PIER01	-	R/W
000446н	I/O Port P02 - Port Input Enable Register	PIER02	-	R/W
000447н	I/O Port P03 - Port Input Enable Register	PIER03	-	R/W
000448н	I/O Port P04 - Port Input Enable Register	PIER04	-	R/W

I/O map MB96(F)38x (15 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000449н	I/O Port P05 - Port Input Enable Register	PIER05	-	R/W
00044Ан	I/O Port P06 - Port Input Enable Register	PIER06	-	R/W
00044Вн	Reserved	-	-	-
00044Сн	I/O Port P08 - Port Input Enable Register	PIER08	-	R/W
00044Dн	I/O Port P09 - Port Input Enable Register	PIER09	-	R/W
00044Ен	I/O Port P10 - Port Input Enable Register	PIER10	-	R/W
00044Fн	I/O Port P11 - Port Input Enable Register	PIER11	-	R/W
000450н	I/O Port P12 - Port Input Enable Register	PIER12	-	R/W
000451н	I/O Port P13 - Port Input Enable Register	PIER13	-	R/W
000452н- 000457н	Reserved	-	-	-
000458н	I/O Port P00 - Port Input Level Register	PILR00	-	R/W
000459н	I/O Port P01 - Port Input Level Register	PILR01	-	R/W
00045Ан	I/O Port P02 - Port Input Level Register	PILR02	-	R/W
00045Вн	I/O Port P03 - Port Input Level Register	PILR03	-	R/W
00045Сн	I/O Port P04 - Port Input Level Register	PILR04	-	R/W
00045Dн	I/O Port P05 - Port Input Level Register	PILR05	-	R/W
00045Ен	I/O Port P06 - Port Input Level Register	PILR06	-	R/W
00045Fн	Reserved	-	-	-
000460н	I/O Port P08 - Port Input Level Register	PILR08	-	R/W
000461н	I/O Port P09 - Port Input Level Register	PILR09	-	R/W
000462н	I/O Port P10 - Port Input Level Register	PILR10	-	R/W
000463н	I/O Port P11 - Port Input Level Register	PILR11	-	R/W
000464н	I/O Port P12 - Port Input Level Register	PILR12	-	R/W
000465н	I/O Port P13 - Port Input Level Register	PILR13	-	R/W
000466н- 00046Вн	Reserved	-	-	-
00046Сн	I/O Port P00 - Extended Port Input Level Register	EPILR00	-	R/W
00046Dн	I/O Port P01 - Extended Port Input Level Register	EPILR01	-	R/W
00046Ен	I/O Port P02 - Extended Port Input Level Register	EPILR02	-	R/W
00046Fн	I/O Port P03 - Extended Port Input Level Register	EPILR03	-	R/W

I/O map MB96(F)38x (16 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000470н	I/O Port P04 - Extended Port Input Level Register	EPILR04	-	R/W
000471н	I/O Port P05 - Extended Port Input Level Register	EPILR05	-	R/W
000472н	I/O Port P06 - Extended Port Input Level Register	EPILR06	-	R/W
000473н	Reserved	-	-	-
000474н	I/O Port P08 - Extended Port Input Level Register	EPILR08	-	R/W
000475н	I/O Port P09 - Extended Port Input Level Register	EPILR09	-	R/W
000476н	I/O Port P10 - Extended Port Input Level Register	EPILR10	-	R/W
000477н	I/O Port P11 - Extended Port Input Level Register	EPILR11	-	R/W
000478н	I/O Port P12 - Extended Port Input Level Register	EPILR12	-	R/W
000479н	I/O Port P13 - Extended Port Input Level Register	EPILR13	-	R/W
00047Ан- 00047Fн	Reserved	-	-	-
000480н	I/O Port P00 - Port Output Drive Register	PODR00	-	R/W
000481н	I/O Port P01 - Port Output Drive Register	PODR01	-	R/W
000482н	I/O Port P02 - Port Output Drive Register	PODR02	-	R/W
000483н	I/O Port P03 - Port Output Drive Register	PODR03	-	R/W
000484н	I/O Port P04 - Port Output Drive Register	PODR04	-	R/W
000485н	I/O Port P05 - Port Output Drive Register	PODR05	-	R/W
000486н	I/O Port P06 - Port Output Drive Register	PODR06	-	R/W
000487н	Reserved	-	-	-
000488н	I/O Port P08 - Port Output Drive Register	PODR08	-	R/W
000489н	I/O Port P09 - Port Output Drive Register	PODR09	-	R/W
00048Ан	I/O Port P10 - Port Output Drive Register	PODR10	-	R/W
00048Вн	I/O Port P11 - Port Output Drive Register	PODR11	-	R/W
00048Сн	I/O Port P12 - Port Output Drive Register	PODR12	-	R/W
00048Dн	I/O Port P13 - Port Output Drive Register	PODR13	-	R/W
00048Ен- 00049Вн	Reserved	-	-	-
00049Сн	I/O Port P08 - Port High Drive Register	PHDR08	-	R/W
00049Dн	I/O Port P09 - Port High Drive Register	PHDR09	-	R/W
00049Ен	I/O Port P10 - Port High Drive Register	PHDR10	-	R/W

I/O map MB96(F)38x (17 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00049Fн- 0004A7н	Reserved	-	-	-
0004А8н	I/O Port P00 - Pull-Up resistor Control Register	PUCR00	-	R/W
0004А9н	I/O Port P01 - Pull-Up resistor Control Register	PUCR01	-	R/W
0004ААн	I/O Port P02 - Pull-Up resistor Control Register	PUCR02	-	R/W
0004АВн	I/O Port P03 - Pull-Up resistor Control Register	PUCR03	-	R/W
0004АСн	I/O Port P04 - Pull-Up resistor Control Register	PUCR04	-	R/W
0004АДн	I/O Port P05 - Pull-Up resistor Control Register	PUCR05	-	R/W
0004АЕн	I/O Port P06 - Pull-Up resistor Control Register	PUCR06	-	R/W
0004АГн	Reserved	-	-	-
0004В0н	I/O Port P08 - Pull-Up resistor Control Register	PUCR08	-	R/W
0004В1н	I/O Port P09 - Pull-Up resistor Control Register	PUCR09	-	R/W
0004В2н	I/O Port P10 - Pull-Up resistor Control Register	PUCR10	-	R/W
0004ВЗн	I/O Port P11 - Pull-Up resistor Control Register	PUCR11	-	R/W
0004В4н	I/O Port P12 - Pull-Up resistor Control Register	PUCR12	-	R/W
0004В5н	I/O Port P13 - Pull-Up resistor Control Register	PUCR13	-	R/W
0004B6н- 0004BВн	Reserved	-	-	-
0004ВСн	I/O Port P00 - External Pin State Register	EPSR00	-	R
0004ВДн	I/O Port P01 - External Pin State Register	EPSR01	-	R
0004ВЕн	I/O Port P02 - External Pin State Register	EPSR02	-	R
0004ВFн	I/O Port P03 - External Pin State Register	EPSR03	-	R
0004С0н	I/O Port P04 - External Pin State Register	EPSR04	-	R
0004С1н	I/O Port P05 - External Pin State Register	EPSR05	-	R
0004С2н	I/O Port P06 - External Pin State Register	EPSR06	-	R
0004С3н	Reserved	-	-	-
0004С4н	I/O Port P08 - External Pin State Register	EPSR08	-	R
0004С5н	I/O Port P09 - External Pin State Register	EPSR09	-	R
0004С6н	I/O Port P10 - External Pin State Register	EPSR10	-	R
0004С7н	I/O Port P11 - External Pin State Register	EPSR11	-	R
0004С8н	I/O Port P12 - External Pin State Register	EPSR12	-	R

I/O map MB96(F)38x (18 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004С9н	I/O Port P13 - External Pin State Register	EPSR13	-	R
0004САн- 0004СFн	Reserved	-	-	-
0004D0н	ADC analog input enable register 0	ADER0	-	R/W
0004D1н	ADC analog input enable register 1	ADER1	-	R/W
0004D2н	ADC analog input enable register 2	ADER2	-	R/W
0004D3н	ADC analog input enable register 3	ADER3	-	R/W
0004D4н	ADC analog input enable register 4	ADER4	-	R/W
0004D5н	Reserved	-	-	-
0004D6н	Peripheral Resource Relocation Register 0	PRRR0	-	R/W
0004D7н	Peripheral Resource Relocation Register 1	PRRR1	-	R/W
0004D8н	Peripheral Resource Relocation Register 2	PRRR2	-	R/W
0004D9н	Peripheral Resource Relocation Register 3	PRRR3	-	R/W
0004DАн	Peripheral Resource Relocation Register 4	PRRR4	-	R/W
0004DBн	Peripheral Resource Relocation Register 5	PRRR5	-	R/W
0004DСн	Peripheral Resource Relocation Register 6	PRRR6	-	R/W
0004DDн	Peripheral Resource Relocation Register 7	PRRR7	-	R/W
0004DEн	Peripheral Resource Relocation Register 8	PRRR8	-	R/W
0004DFн	Peripheral Resource Relocation Register 9	PRRR9	-	R/W
0004Е0н	RTC - Sub Second Register L	WTBRL0	WTBR0	R/W
0004Е1н	RTC - Sub Second Register M	WTBRH0	-	R/W
0004Е2н	RTC - Sub-Second Register H	WTBR1	-	R/W
0004ЕЗн	RTC - Second Register	WTSR	-	R/W
0004Е4н	RTC - Minutes	WTMR	-	R/W
0004Е5н	RTC - Hour	WTHR	-	R/W
0004Е6н	RTC - Timer Control Extended Register	WTCER	-	R/W
0004Е7н	RTC - Clock select register	WTCKSR	-	R/W
0004Е8н	RTC - Timer Control Register Low	WTCRL	WTCR	R/W
0004Е9н	RTC - Timer Control Register High	WTCRH	-	R/W
0004ЕАн	CAL - Calibration unit Control register	CUCR	-	R/W

I/O map MB96(F)38x (19 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004ЕВн	Reserved	-	-	-
0004ЕСн	CAL - Duration Timer Data Register Low	CUTDL	CUTD	R/W
0004ЕДн	CAL - Duration Timer Data Register High	CUTDH	-	R/W
0004ЕЕн	CAL - Calibration Timer Register 2 Low	CUTR2L	CUTR2	R
0004ЕГн	CAL - Calibration Timer Register 2 High	CUTR2H	-	R
0004F0н	CAL - Calibration Timer Register 1 Low	CUTR1L	CUTR1	R
0004F1н	CAL - Calibration Timer Register 1 High	CUTR1H	-	R
0004F2н- 0004F9н	Reserved	-	-	-
0004FАн	RLT - Timer input select (for Cascading)	TMISR	-	R/W
0004FBн- 00051Fн	Reserved	-	-	-
000520н	USART4 - Serial Mode Register	SMR4	-	R/W
000521н	USART4 - Serial Control Register	SCR4	-	R/W
000522н	USART4 - TX Register	TDR4	-	W
000522н	USART4 - RX Register	RDR4	-	R
000523н	USART4 - Serial Status	SSR4	-	R/W
000524н	USART4 - Control/Com. Register (internal)	ECCR4	-	R/W
000525н	USART4 - Ext. Status Register	ESCR4	-	R/W
000526н	USART4 - Baud Rate Generator Register Low	BGRL4	BGR4	R/W
000527н	USART4 - Baud Rate Generator Register High	BGRH4	-	R/W
000528н	USART4 - Extended Serial Interrupt Register	ESIR4	-	R/W
000529н	Reserved	-	-	-
00052Ан	USART5 - Serial Mode Register	SMR5	-	R/W
00052Вн	USART5 - Serial Control Register	SCR5	-	R/W
00052Сн	USART5 - RX Register	TDR5	-	W
00052Сн	USART5 - TX Register	RDR5	-	R
00052Dн	USART5 - Serial Status	SSR5	-	R/W
00052Ен	USART5 - Control/Com. Register	ECCR5	-	R/W
00052Fн	USART5 - Ext. Status Register	ESCR5	-	R/W
000530н	USART5 - Baud Rate Generator Register Low	BGRL5	BGR5	R/W

I/O map MB96(F)38x (20 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000531н	USART5 - Baud Rate Generator Register High	BGRH5	-	R/W
000532н	USART5 - Extended Serial Interrupt Register	ESIR5	-	R/W
000533н- 00055Fн	Reserved	-	-	-
000560н	ALARM0 - Control Status Register	ACSR0	-	R/W
000561н	ALARM0 - Extended Control Status Register	AECSR0	-	R/W
000562н	ALARM1 - Control Status Register	ACSR1	-	R/W
000563н	ALARM1 - Extended Control Status Register	AECSR1	-	R/W
000564н	PPG6 - Timer register	-	PTMR6	R
000565н	PPG6 - Timer register	-	-	R
000566н	PPG6 - Period setting register	-	PCSR6	W
000567н	PPG6 - Period setting register	-	-	W
000568н	PPG6 - Duty cycle register	-	PDUT6	W
000569н	PPG6 - Duty cycle register	-	-	W
00056Ан	PPG6 - Control status register Low	PCNL6	PCN6	R/W
00056Вн	PPG6 - Control status register High	PCNH6	-	R/W
00056Сн	PPG7 - Timer register	-	PTMR7	R
00056Dн	PPG7 - Timer register	-	-	R
00056Ен	PPG7 - Period setting register	-	PCSR7	W
00056Fн	PPG7 - Period setting register	-		W
000570н	PPG7 - Duty cycle register	-	PDUT7	W
000571н	PPG7 - Duty cycle register	-	-	W
000572н	PPG7 - Control status register Low	PCNL7	PCN7	R/W
000573н	PPG7 - Control status register High	PCNH7	-	R/W
000574н- 0005DFн	Reserved	-	-	-
0005Е0н	SMC0 - PWM control register	PWC0	-	R/W
0005Е1н	SMC0 - Extended control register (Output enable)	PWEC0	-	R/W
0005Е2н	SMC0 - PWM compare register PWM 1	-	PWC10	R/W
0005ЕЗн	SMC0 - PWM compare register PWM 1	-	-	R/W
0005Е4н	SMC0 - PWM compare register PWM 2	-	PWC20	R/W

I/O map MB96(F)38x (21 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0005Е5н	SMC0 - PWM compare register PWM 2	-	-	R/W
0005Е6н	SMC0 - PWM Select register	PWS10	-	R/W
0005Е7н	SMC0 - PWM Select register	PWS20	-	R/W
0005E8н- 0005E9н	Reserved	-	-	-
0005ЕАн	SMC1 - PWM control register	PWC1	-	R/W
0005ЕВн	SMC1 - Extended control register (Output enable)	PWEC1	-	R/W
0005ЕСн	SMC1 - PWM compare register PWM 1	-	PWC11	R/W
0005ЕДн	SMC1 - PWM compare register PWM 1	-	-	R/W
0005ЕЕн	SMC1 - PWM compare register PWM 2	-	PWC21	R/W
0005ЕГн	SMC1 - PWM compare register PWM 2	-	-	R/W
0005F0н	SMC1 - PWM Select register	PWS11	-	R/W
0005F1н	SMC1 - PWM Select register	PWS21	-	R/W
0005F2н- 0005F3н	Reserved	-	-	-
0005F4н	SMC2 - PWM control register	PWC2	-	R/W
0005F5н	SMC2 - Extended control register (Output enable)	PWEC2	-	R/W
0005F6н	SMC2 - PWM compare register PWM 1	-	PWC12	R/W
0005F7н	SMC2 - PWM compare register PWM 1	-	-	R/W
0005F8н	SMC2 - PWM compare register PWM 2	-	PWC22	R/W
0005F9н	SMC2 - PWM compare register PWM 2	-	-	R/W
0005FАн	SMC2 - PWM Select register	PWS12	-	R/W
0005FВн	SMC2 - PWM Select register	PWS22	-	R/W
0005FCн- 0005FDн	Reserved	-	-	-
0005FЕн	SMC3 - PWM control register	PWC3	-	R/W
0005FFн	SMC3 - Extended control register (Output enable)	PWEC3	-	R/W
000600н	SMC3 - PWM compare register PWM 1	-	PWC13	R/W
000601н	SMC3 - PWM compare register PWM 1	-	-	R/W
000602н	SMC3 - PWM compare register PWM 2	-	PWC23	R/W
000603н	SMC3 - PWM compare register PWM 2	-	-	R/W

I/O map MB96(F)38x (22 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000604н	SMC3 - PWM Select register	PWS13	-	R/W
000605н	SMC3 - PWM Select register	PWS23	-	R/W
000606н- 000607н	Reserved	-	-	-
000608н	SMC4 - PWM control register	PWC4	-	R/W
000609н	SMC4 - Extended control register (Output enable)	PWEC4	-	R/W
00060Ан	SMC4 - PWM compare register PWM 1	-	PWC14	R/W
00060Вн	SMC4 - PWM compare register PWM 1	-	-	R/W
00060Сн	SMC4 - PWM compare register PWM 2	-	PWC24	R/W
00060Dн	SMC4 - PWM compare register PWM 2	-	-	R/W
00060Ен	SMC4 - PWM Select register	PWS14	-	R/W
00060Fн	SMC4 - PWM Select register	PWS24	-	R/W
000610н- 00061Вн	Reserved	-	-	-
00061Сн	LCD - Output Enable Register 0 (Seg 7-0)	LCDER0	-	R/W
00061Dн	LCD - Output Enable Register 1 (Seg 15-8)	LCDER1	-	R/W
00061Ен	LCD - Output Enable Register 2 (Seg 23-16)	LCDER2	-	R/W
00061Fн	LCD - Output Enable Register 3 (Seg 31-24)	LCDER3	-	R/W
000620н	LCD - Output Enable Register 4 (Seg 39-32)	LCDER4	-	R/W
000621н	LCD - Output Enable Register 5 (Seg 47-40)	LCDER5	-	R/W
000622н	LCD - Output Enable Register 6 (Seg 55-48)	LCDER6	-	R/W
000623н	LCD - Output Enable Register 7 (Seg 63-56)	LCDER7	-	R/W
000624н	LCD - Output Enable Register 8 (Seg 71-64)	LCDER8	-	R/W
000625н	Reserved	-	-	-
000626н	LCD - Output Enable Register V (Vx)	LCDVER	-	R/W
000627н	LCD - Extended Control Register	LECR	-	R/W
000628н	LCD - Common pin switching register	LCDCMR	-	R/W
000629н	LCD - Control Register	LCR	-	R/W
00062Ан	LCD - Data register for Segment 1-0	VRAM0	-	R/W
00062Вн	LCD - Data register for Segment 3-2	VRAM1	-	R/W
00062Сн	LCD - Data register for Segment 5-4	VRAM2	-	R/W

I/O map MB96(F)38x (23 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00062Dн	LCD - Data register for Segment 7-6	VRAM3	-	R/W
00062Ен	LCD - Data register for Segment 9-8	VRAM4	-	R/W
00062Fн	LCD - Data register for Segment 11-10	VRAM5	-	R/W
000630н	LCD - Data register for Segment 13-12	VRAM6	-	R/W
000631н	LCD - Data register for Segment 15-14	VRAM7	-	R/W
000632н	LCD - Data register for Segment 17-16	VRAM8	-	R/W
000633н	LCD - Data register for Segment 19-18	VRAM9	-	R/W
000634н	LCD - Data register for Segment 21-20	VRAM10	-	R/W
000635н	LCD - Data register for Segment 23-22	VRAM11	-	R/W
000636н	LCD - Data register for Segment 25-24	VRAM12	-	R/W
000637н	LCD - Data register for Segment 27-26	VRAM13	-	R/W
000638н	LCD - Data register for Segment 29-28	VRAM14	-	R/W
000639н	LCD - Data register for Segment 31-30	VRAM15	-	R/W
00063Ан	LCD - Data register for Segment 33-32	VRAM16	-	R/W
00063Вн	LCD - Data register for Segment 35-34	VRAM17	-	R/W
00063Сн	LCD - Data register for Segment 37-36	VRAM18	-	R/W
00063Dн	LCD - Data register for Segment 39-38	VRAM19	-	R/W
00063Ен	LCD - Data register for Segment 41-40	VRAM20	-	R/W
00063Fн	LCD - Data register for Segment 43-42	VRAM21	-	R/W
000640н	LCD - Data register for Segment 45-44	VRAM22	-	R/W
000641н	LCD - Data register for Segment 47-46	VRAM23	-	R/W
000642н	LCD - Data register for Segment 49-48	VRAM24	-	R/W
000643н	LCD - Data register for Segment 51-50	VRAM25	-	R/W
000644н	LCD - Data register for Segment 53-52	VRAM26	-	R/W
000645н	LCD - Data register for Segment 55-54	VRAM27	-	R/W
000646н	LCD - Data register for Segment 57-56	VRAM28	-	R/W
000647н	LCD - Data register for Segment 59-58	VRAM29	-	R/W
000648н	LCD - Data register for Segment 61-60	VRAM30	-	R/W
000649н	LCD - Data register for Segment 63-62	VRAM31	-	R/W
00064Ан	LCD - Data register for Segment 65-64	VRAM32	-	R/W

I/O map MB96(F)38x (24 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00064Вн- 00065Fн	Reserved	-	-	-
000660н	Peripheral Resource Relocation Register 10	PRRR10	-	R/W
000661н	Peripheral Resource Relocation Register 11	PRRR11	-	R/W
000662н	Peripheral Resource Relocation Register 12	PRRR12	-	R/W
000663н	Peripheral Resource Relocation Register 13	PRRR13	-	W
000664н- 0006DFн	Reserved	-	-	-
0006Е0н	External Bus - Area configuration register 0 Low	EACL0	EAC0	R/W
0006Е1н	External Bus - Area configuration register 0 High	EACH0	-	R/W
0006Е2н	External Bus - Area configuration register 1 Low	EACL1	EAC1	R/W
0006ЕЗн	External Bus - Area configuration register 1 High	EACH1	-	R/W
0006Е4н	External Bus - Area configuration register 2 Low	EACL2	EAC2	R/W
0006Е5н	External Bus - Area configuration register 2 High	EACH2	-	R/W
0006Е6н	External Bus - Area configuration register 3 Low	EACL3	EAC3	R/W
0006Е7н	External Bus - Area configuration register 3 High	EACH3	-	R/W
0006Е8н	External Bus - Area configuration register 4 Low	EACL4	EAC4	R/W
0006Е9н	External Bus - Area configuration register 4 High	EACH4	-	R/W
0006ЕАн	External Bus - Area configuration register 5 Low	EACL5	EAC5	R/W
0006ЕВн	External Bus - Area configuration register 5 High	EACH5	-	R/W
0006ЕСн	External Bus - Area select register 2	EAS2	-	R/W
0006ЕДн	External Bus - Area select register 3	EAS3	-	R/W
0006ЕЕн	External Bus - Area select register 4	EAS4	-	R/W
0006ЕГн	External Bus - Area select register 5	EAS5	-	R/W
0006F0н	External Bus - Mode register	EBM	-	R/W
0006F1н	External Bus - Clock and Function register	EBCF	-	R/W
0006F2н	External Bus - Address output enable register 0	EBAE0	-	R/W
0006F3н	External Bus - Address output enable register 1	EBAE1	-	R/W
0006F4н	External Bus - Address output enable register 2	EBAE2	-	R/W
0006F5н	External Bus - Control signal register	EBCS	-	R/W

I/O map MB96(F)38x (25 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
0006F6н- 0006FFн	Reserved	-	-	-	
000700н	CAN0 - Control register Low	CTRLRL0	CTRLR0	R/W	
000701н	CAN0 - Control register High (reserved)	CTRLRH0	-	R	
000702н	CAN0 - Status register Low	STATRL0	STATR0	R/W	
000703н	CAN0 - Status register High (reserved)	STATRH0	-	R	
000704н	CAN0 - Error Counter Low (Transmit)	ERRCNTL0	ERRCNT0	R	
000705н	CAN0 - Error Counter High (Receive)	ERRCNTH0	-	R	
000706н	CAN0 - Bit Timing Register Low	BTRL0	BTR0	R/W	
000707н	CAN0 - Bit Timing Register High	BTRH0	-	R/W	
000708н	CAN0 - Interrupt Register Low	INTRL0	INTR0	R	
000709н	CAN0 - Interrupt Register High	INTRH0	-	R	
00070Ан	CAN0 - Test Register Low	CAN0 - Test Register Low TESTRL0			
00070Вн	CAN0 - Test Register High (reserved)	TESTRH0	-	R	
00070Сн	CAN0 - BRP Extension register Low	BRPERL0	R/W		
00070Dн	CAN0 - BRP Extension register High (reserved)	BRPERH0 -		R	
00070Ен- 00070Fн	Reserved	-	-	-	
000710н	CAN0 - IF1 Command request register Low	IF1CREQL0	IF1CREQ0	R/W	
000711н	CAN0 - IF1 Command request register High	IF1CREQH0	-	R/W	
000712н	CAN0 - IF1 Command Mask register Low	IF1CMSKL0	IF1CMSK0	R/W	
000713н	CAN0 - IF1 Command Mask register High (reserved)	IF1CMSKH0	-	R	
000714н	CAN0 - IF1 Mask 1 Register Low	IF1MSK1L0	IF1MSK10	R/W	
000715н	CAN0 - IF1 Mask 1 Register High	IF1MSK1H0	-	R/W	
000716н	CAN0 - IF1 Mask 2 Register Low	IF1MSK2L0	IF1MSK20	R/W	
000717н	CAN0 - IF1 Mask 2 Register High	IF1MSK2H0	-	R/W	
000718н	CAN0 - IF1 Arbitration 1 Register Low	IF1ARB1L0	IF1ARB10	R/W	
000719н	CAN0 - IF1 Arbitration 1 Register High	IF1ARB1H0	-	R/W	
00071Ан	CAN0 - IF1 Arbitration 2 Register Low	IF1ARB2L0	IF1ARB20	R/W	
00071Вн	CAN0 - IF1 Arbitration 2 Register High	IF1ARB2H0	-	R/W	

I/O map MB96(F)38x (26 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00071Сн	CAN0 - IF1 Message Control Register Low	IF1MCTRL0	IF1MCTR0	R/W
00071Dн	CAN0 - IF1 Message Control Register High	IF1MCTRH0	-	R/W
00071Ен	CAN0 - IF1 Data A1 Low	IF1DTA1L0	IF1DTA10	R/W
00071Fн	CAN0 - IF1 Data A1 High	IF1DTA1H0	-	R/W
000720н	CAN0 - IF1 Data A2 Low	IF1DTA2L0	IF1DTA20	R/W
000721н	CAN0 - IF1 Data A2 High	IF1DTA2H0	-	R/W
000722н	CAN0 - IF1 Data B1 Low	IF1DTB1L0	IF1DTB10	R/W
000723н	CAN0 - IF1 Data B1 High	IF1DTB1H0	-	R/W
000724н	CAN0 - IF1 Data B2 Low	IF1DTB2L0	IF1DTB20	R/W
000725н	CAN0 - IF1 Data B2 High	IF1DTB2H0	-	R/W
000726н- 00073Fн	Reserved	-	-	-
000740н	CAN0 - IF2 Command request register Low	IF2CREQL0	IF2CREQ0	R/W
000741н	CAN0 - IF2 Command request register High	IF2CREQH0	-	R/W
000742н	CAN0 - IF2 Command Mask register Low	IF2CMSKL0	IF2CMSK0	R/W
000743н	CAN0 - IF2 Command Mask register High (reserved)	IF2CMSKH0	-	R
000744н	CAN0 - IF2 Mask 1 Register Low	IF2MSK1L0	IF2MSK10	R/W
000745н	CAN0 - IF2 Mask 1 Register High	IF2MSK1H0	-	R/W
000746н	CAN0 - IF2 Mask 2 Register Low	IF2MSK2L0	IF2MSK20	R/W
000747н	CAN0 - IF2 Mask 2 Register High	IF2MSK2H0	-	R/W
000748н	CAN0 - IF2 Arbitration 1 Register Low	IF2ARB1L0	IF2ARB10	R/W
000749н	CAN0 - IF2 Arbitration 1 Register High	IF2ARB1H0	-	R/W
00074Ан	CAN0 - IF2 Arbitration 2 Register Low	IF2ARB2L0	IF2ARB20	R/W
00074Вн	CAN0 - IF2 Arbitration 2 Register High	IF2ARB2H0	-	R/W
00074Сн	CAN0 - IF2 Message Control Register Low	IF2MCTRL0	IF2MCTR0	R/W
00074Dн	CAN0 - IF2 Message Control Register High	IF2MCTRH0	-	R/W
00074Ен	CAN0 - IF2 Data A1 Low	IF2DTA1L0	IF2DTA10	R/W
00074Fн	CAN0 - IF2 Data A1 High	IF2DTA1H0	-	R/W
000750н	CAN0 - IF2 Data A2 Low	IF2DTA2L0	IF2DTA20	R/W
000751н	CAN0 - IF2 Data A2 High	IF2DTA2H0	-	R/W

I/O map MB96(F)38x (27 of 31)

	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000752н	CAN0 - IF2 Data B1 Low	IF2DTB1L0	IF2DTB10	R/W
000753н	CAN0 - IF2 Data B1 High	IF2DTB1H0	-	R/W
000754н	CAN0 - IF2 Data B2 Low	IF2DTB2L0	IF2DTB20	R/W
000755н	CAN0 - IF2 Data B2 High	IF2DTB2H0	-	R/W
000756н- 00077Fн	Reserved	-	-	-
000780н	CAN0 - Transmission Request 1 Register Low	TREQR1L0	TREQR10	R
000781н	CAN0 - Transmission Request 1 Register High	TREQR1H0	-	R
000782н	CAN0 - Transmission Request 2 Register Low	TREQR2L0	TREQR20	R
000783н	CAN0 - Transmission Request 2 Register High	TREQR2H0	-	R
000784н- 00078Fн	Reserved	-	-	-
000790н	CAN0 - New Data 1 Register Low	NEWDT1L0	NEWDT10	R
000791н	CAN0 - New Data 1 Register High	NEWDT1H0	-	R
000792н	CAN0 - New Data 2 Register Low	NEWDT2L0	NEWDT20	R
000793н	CAN0 - New Data 2 Register High	NEWDT2H0	-	R
000794н- 00079Fн	Reserved	-	-	-
0007А0н	CAN0 - Interrupt Pending 1 Register Low	INTPND1L0	INTPND10	R
0007А1н	CAN0 - Interrupt Pending 1 Register High	INTPND1H0	-	R
0007А2н	CAN0 - Interrupt Pending 2 Register Low	INTPND2L0	INTPND20	R
0007АЗн	CAN0 - Interrupt Pending 2 Register High	INTPND2H0	-	R
0007A4н- 0007AFн	Reserved	-	-	ı
0007В0н	CAN0 - Message Valid 1 Register Low	MSGVAL1L0	MSGVAL10	R
0007В1н	CAN0 - Message Valid 1 Register High	MSGVAL1H0	-	R
0007В2н	CAN0 - Message Valid 2 Register Low	MSGVAL2L0	MSGVAL20	R
0007ВЗн	CAN0 - Message Valid 2 Register High	MSGVAL2H0	-	R
0007В4н- 0007СDн	Reserved	-	-	-
0007СЕн	CAN0 - Output enable register	COER0	-	R/W
0007СFн	Reserved	-	-	-

I/O map MB96(F)38x (28 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0007D0н	SG0 - Sound Generator Control Register Low	SGCRL0	SGCR0	R/W
0007D1н	SG0 - Sound Generator Control Register High	SGCRH0	-	R/W
0007D2н	SG0 - Sound Generator Frequency Register	SGFR0	-	R/W
0007D3н	SG0 - Sound Generator Amplitude Register	SGAR0	-	R/W
0007D4н	SG0 - Sound Generator Decrement Register	SGDR0	-	R/W
0007D5н	SG0 - Sound Generator Tone Register	SGTR0	-	R/W
0007D6н	SG1 - Sound Generator Control Register Low	SGCRL1	SGCR1	R/W
0007D7н	SG1 - Sound Generator Control Register High	SGCRH1	-	R/W
0007D8н	SG1 - Sound Generator Frequency Register	SGFR1	-	R/W
0007D9н	SG1 - Sound Generator Amplitude Register	SGAR1	-	R/W
0007DАн	SG1 - Sound Generator Decrement Register	SGDR1	-	R/W
0007DВн	SG1 - Sound Generator Tone Register	SGTR1	-	R/W
0007DCн- 0007FFн	Reserved	-	-	-
000800н	CAN1 - Control register Low	CTRLRL1 CTRLR1		R/W
000801н	CAN1 - Control register High (reserved)	CTRLRH1 -		R
000802н	CAN1 - Status register Low	STATRL1	STATR1	R/W
000803н	CAN1 - Status register High (reserved)	STATRH1	-	R
000804н	CAN1 - Error Counter Low (Transmit)	ERRCNTL1	ERRCNT1	R
000805н	CAN1 - Error Counter High (Receive)	ERRCNTH1	-	R
000806н	CAN1 - Bit Timing Register Low	BTRL1	BTR1	R/W
000807н	CAN1 - Bit Timing Register High	BTRH1	-	R/W
000808н	CAN1 - Interrupt Register Low	INTRL1	INTR1	R
000809н	CAN1 - Interrupt Register High	INTRH1	-	R
00080Ан	CAN1 - Test Register Low	TESTRL1	TESTR1	R/W
00080Вн	CAN1 - Test Register High (reserved)	TESTRH1	-	R
00080Сн	CAN1 - BRP Extension register Low	BRPERL1	BRPER1	R/W
00080Dн	CAN1 - BRP Extension register High (reserved)	BRPERH1	-	R
00080Ен- 00080Fн	Reserved			-
000810н	CAN1 - IF1 Command request register Low	IF1CREQL1	IF1CREQ1	R/W

I/O map MB96(F)38x (29 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000811н	CAN1 - IF1 Command request register High	IF1CREQH1	-	R/W
000812н	CAN1 - IF1 Command Mask register Low	IF1CMSKL1	IF1CMSK1	R/W
000813н	CAN1 - IF1 Command Mask register High (reserved)	IF1CMSKH1	-	R
000814н	CAN1 - IF1 Mask 1 Register Low	IF1MSK1L1	IF1MSK11	R/W
000815н	CAN1 - IF1 Mask 1 Register High	IF1MSK1H1	-	R/W
000816н	CAN1 - IF1 Mask 2 Register Low	IF1MSK2L1	IF1MSK21	R/W
000817н	CAN1 - IF1 Mask 2 Register High	IF1MSK2H1	-	R/W
000818н	CAN1 - IF1 Arbitration 1 Register Low	IF1ARB1L1	IF1ARB11	R/W
000819н	CAN1 - IF1 Arbitration 1 Register High	IF1ARB1H1	-	R/W
00081Ан	CAN1 - IF1 Arbitration 2 Register Low	IF1ARB2L1	IF1ARB21	R/W
00081Вн	CAN1 - IF1 Arbitration 2 Register High	IF1ARB2H1	-	R/W
00081Сн	CAN1 - IF1 Message Control Register Low	IF1MCTRL1	IF1MCTR1	R/W
00081Dн	CAN1 - IF1 Message Control Register High	IF1MCTRH1	-	R/W
00081Ен	CAN1 - IF1 Data A1 Low	IF1DTA1L1	IF1DTA11	R/W
00081Fн	CAN1 - IF1 Data A1 High	IF1DTA1H1	-	R/W
000820н	CAN1 - IF1 Data A2 Low	IF1DTA2L1	IF1DTA21	R/W
000821н	CAN1 - IF1 Data A2 High	IF1DTA2H1	-	R/W
000822н	CAN1 - IF1 Data B1 Low	IF1DTB1L1	IF1DTB11	R/W
000823н	CAN1 - IF1 Data B1 High	IF1DTB1H1	-	R/W
000824н	CAN1 - IF1 Data B2 Low	IF1DTB2L1	IF1DTB21	R/W
000825н	CAN1 - IF1 Data B2 High	IF1DTB2H1	-	R/W
000826н- 00083Fн	Reserved	-	-	-
000840н	CAN1 - IF2 Command request register Low	IF2CREQL1	IF2CREQ1	R/W
000841н	CAN1 - IF2 Command request register High	IF2CREQH1	-	R/W
000842н	CAN1 - IF2 Command Mask register Low	IF2CMSKL1	IF2CMSK1	R/W
000843н	CAN1 - IF2 Command Mask register High (reserved)	IF2CMSKH1	-	R
000844н	CAN1 - IF2 Mask 1 Register Low	IF2MSK1L1	IF2MSK11	R/W
000845н	CAN1 - IF2 Mask 1 Register High	IF2MSK1H1	-	R/W

I/O map MB96(F)38x (30 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000846н	CAN1 - IF2 Mask 2 Register Low	IF2MSK2L1	IF2MSK21	R/W
000847н	CAN1 - IF2 Mask 2 Register High	IF2MSK2H1	-	R/W
000848н	CAN1 - IF2 Arbitration 1 Register Low	IF2ARB1L1	IF2ARB11	R/W
000849н	CAN1 - IF2 Arbitration 1 Register High	IF2ARB1H1	-	R/W
00084Ан	CAN1 - IF2 Arbitration 2 Register Low	IF2ARB2L1	IF2ARB21	R/W
00084Вн	CAN1 - IF2 Arbitration 2 Register High	IF2ARB2H1	-	R/W
00084Сн	CAN1 - IF2 Message Control Register Low	IF2MCTRL1	IF2MCTR1	R/W
00084Dн	CAN1 - IF2 Message Control Register High	IF2MCTRH1	-	R/W
00084Ен	CAN1 - IF2 Data A1 Low	IF2DTA1L1	IF2DTA11	R/W
00084Fн	CAN1 - IF2 Data A1 High	IF2DTA1H1	-	R/W
000850н	CAN1 - IF2 Data A2 Low	IF2DTA2L1	IF2DTA21	R/W
000851н	CAN1 - IF2 Data A2 High	IF2DTA2H1	-	R/W
000852н	CAN1 - IF2 Data B1 Low	IF2DTB1L1	IF2DTB11	R/W
000853н	CAN1 - IF2 Data B1 High	IF2DTB1H1 -		R/W
000854н	CAN1 - IF2 Data B2 Low	IF2DTB2L1 IF2DTB21		R/W
000855н	CAN1 - IF2 Data B2 High	IF2DTB2H1 -		R/W
000856н- 00087Fн	Reserved	-	-	-
000880н	CAN1 - Transmission Request 1 Register Low	TREQR1L1	TREQR11	R
000881н	CAN1 - Transmission Request 1 Register High	TREQR1H1	-	R
000882н	CAN1 - Transmission Request 2 Register Low	TREQR2L1	TREQR21	R
000883н	CAN1 - Transmission Request 2 Register High	TREQR2H1	-	R
000884н- 00088Fн	Reserved	-	-	-
000890н	CAN1 - New Data 1 Register Low	NEWDT1L1	NEWDT11	R
000891н	CAN1 - New Data 1 Register High	NEWDT1H1	-	R
000892н	CAN1 - New Data 2 Register Low	NEWDT2L1	NEWDT21	R
000893н	CAN1 - New Data 2 Register High	NEWDT2H1	-	R
000894н- 00089Fн	Reserved	-	-	-
0008А0н	CAN1 - Interrupt Pending 1 Register Low	INTPND1L1	INTPND11	R

I/O map MB96(F)38x (31 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0008А1н	CAN1 - Interrupt Pending 1 Register High	INTPND1H1	-	R
0008А2н	CAN1 - Interrupt Pending 2 Register Low	INTPND2L1	INTPND21	R
0008АЗн	CAN1 - Interrupt Pending 2 Register High	INTPND2H1	-	R
0008A4н- 0008AFн	Reserved	-	-	-
0008В0н	CAN1 - Message Valid 1 Register Low	MSGVAL1L1	MSGVAL11	R
0008В1н	CAN1 - Message Valid 1 Register High	MSGVAL1H1	-	R
0008В2н	CAN1 - Message Valid 2 Register Low	MSGVAL2L1	MSGVAL21	R
0008ВЗн	CAN1 - Message Valid 2 Register High	MSGVAL2H1	-	R
0008В4н- 0008СDн	Reserved	-	-	-
0008СЕн	CAN1 - Output enable register	COER1	-	R/W
0008СFн- 000BFFн	Reserved	-	-	-

Note: Any write access to reserved addresses in the I/O map should not be performed. A read access to a reserved address results in reading 'X'.

Registers of resources which are described in this table, but which are not supported by the device, should also be handled as "Reserved".

56

■ INTERRUPT VECTOR TABLE

Interrupt vector table MB96(F)38x (1 of 3)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to pro- gram	Description
0	3FСн	CALLV0	No	-	
1	3F8⊦	CALLV1	No	-	
2	3F4н	CALLV2	No	-	
3	3F0н	CALLV3	No	-	
4	3ЕСн	CALLV4	No	-	
5	3Е8н	CALLV5	No	-	
6	3Е4н	CALLV6	No	-	
7	3Е0н	CALLV7	No	-	
8	3DСн	RESET	No	-	
9	3D8н	INT9	No	-	
10	3D4н	EXCEPTION	No	-	
11	3D0н	NMI	No	-	Non-Maskable Interrupt
12	3ССн	DLY	No	12	Delayed Interrupt
13	3С8н	RC_TIMER	No	13	RC Timer
14	3С4н	MC_TIMER	No	14	Main Clock Timer
15	3С0н	SC_TIMER	No	15	Sub Clock Timer
16	3ВСн	RESERVED	No	16	Reserved
17	3В8н	EXTINT0	Yes	17	External Interrupt 0
18	3В4н	EXTINT1	Yes	18	External Interrupt 1
19	3В0н	EXTINT2	Yes	19	External Interrupt 2
20	3АСн	EXTINT3	Yes	20	External Interrupt 3
21	3А8н	EXTINT4	Yes	21	External Interrupt 4
22	3А4н	EXTINT5	Yes	22	External Interrupt 5
23	3А0н	EXTINT6	Yes	23	External Interrupt 6
24	39Сн	EXTINT7	Yes	24	External Interrupt 7
25	398н	CAN0	No	25	CAN Controller 0
26	394н	CAN1*	No	26	CAN Controller 1
27	390н	PPG0	Yes	27	Programmable Pulse Generator 0
28	38Сн	PPG1	Yes	28	Programmable Pulse Generator 1
29	388н	PPG2	Yes	29	Programmable Pulse Generator 2
30	384н	PPG3	Yes	30	Programmable Pulse Generator 3
31	380н	PPG4	Yes	31	Programmable Pulse Generator 4
32	37Сн	PPG5	Yes	32	Programmable Pulse Generator 5

Interrupt vector table MB96(F)38x (2 of 3)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to pro- gram	Description
33	378н	PPG6	Yes	33	Programmable Pulse Generator 6
34	374н	PPG7	Yes	34	Programmable Pulse Generator 7
35	370н	RLT0	Yes	35	Reload Timer 0
36	36Сн	RLT1	Yes	36	Reload Timer 1
37	368н	RLT2	Yes	37	Reload Timer 2
38	364н	RLT3	Yes	38	Reload Timer 3
39	360н	PPGRLT	Yes	39	Reload Timer 6 - dedicated for PPG
40	35Сн	ICU0	Yes	40	Input Capture Unit 0
41	358н	ICU1	Yes	41	Input Capture Unit 1
42	354н	ICU2	Yes	42	Input Capture Unit 2
43	350н	ICU3	Yes	43	Input Capture Unit 3
44	34Сн	ICU4	Yes	44	Input Capture Unit 4
45	348н	ICU5	Yes	45	Input Capture Unit 5
46	344н	ICU6	Yes	46	Input Capture Unit 6
47	340н	ICU7	Yes	47	Input Capture Unit 7
48	33Сн	OCU0	Yes	48	Output Compare Unit 0
49	338н	OCU1	Yes	49	Output Compare Unit 1
50	334н	OCU2	Yes	50	Output Compare Unit 2
51	330н	OCU3	Yes	51	Output Compare Unit 3
52	32Сн	FRT0	Yes	52	Free Running Timer 0
53	328н	FRT1	Yes	53	Free Running Timer 1
54	324н	RTC0	No	54	Real Timer Clock
55	320н	CAL0	No	55	Clock Calibration Unit
56	31Сн	SG0	No	56	Sound Generator 0
57	318н	SG1	No	57	Sound Generator 1
58	314н	IIC0	Yes	58	I2C interface
59	310н	ADC0	Yes	59	A/D Converter
60	30Сн	ALARM0	No	60	Alarm Comparator 0
61	308н	ALARM1*	No	61	Alarm Comparator 1
62	304н	LINR0	Yes	62	LIN USART 0 RX
63	300н	LINT0	Yes	63	LIN USART 0 TX
64	2FCн	LINR1	Yes	64	LIN USART 1 RX
65	2F8н	LINT1	Yes	65	LIN USART 1 TX
66	2F4н	LINR2	Yes	66	LIN USART 2 RX
67	2F0 _H	LINT2	Yes	67	LIN USART 2 TX

Interrupt vector table MB96(F)38x (3 of 3)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to pro- gram	Description
68	2ЕСн	LINR4	Yes	68	LIN USART 4 RX
69	2Е8н	LINT4	Yes	69	LIN USART 4 TX
70	2Е4н	LINR5	Yes	70	LIN USART 5 RX
71	2Е0н	LINT5	Yes	71	LIN USART 5 TX
72	2DCн	FLASH_A	No	72	Flash memory A (only Flash devices)
73	2D8н	FLASH_B	No	73	Flash memory B (only MB96F388/F389)

^{*:} ALARM1 and CAN1 are not included on MB96384 and MB96(F)385 devices

■ HANDLING DEVICES

Special care is required for the following when handling the device:

- · Latch-up prevention
- · Unused pins handling
- · External clock usage
- · Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- · Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than $2 \text{ k}\Omega$.


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:


1. Single phase external clock

When using a single phase external clock, X0 (X0A) pin must be driven and X1 (X1A) pin left open.



2. Opposite phase external clock

 When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



4. Unused sub clock signal

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

5. Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

6. Power supply pins (Vcc/Vss)

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss must be connected to the device from the power supply with lowest possible impedance.

As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 μ F between Vcc and Vss as close as possible to Vcc and Vss pins.

7. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

8. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (Vcc) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed AVRH or AVcc (turning the analog and digital power supplies simultaneously on or off is acceptable).

9. Pin handling when not using the A/D converter

It is required to connect the unused pins of the A/D converter as AVcc = Vcc, AVss = AVRH = AVRL = Vss.

10. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from 0.2 V to 2.7 V.

11. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes 0.1V/µs or less in instantaneous fluctuation for power supply switching.

12. SMC power supply pins

All DVss pins must be set to the same level as the Vss pins.

The DVcc power supply level can be set independently of the Vcc power supply level. However note that the SMC I/O pin state is undefined if DVcc is powered on and Vcc is below 3V. To avoid this, we recommend to always power Vcc before DVcc.

13. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

		Ra	ting		
Parameter	Symbol	Min	Max	Unit	Remarks
Davis a superbounding and	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1
AD Converter voltage references	AVRH, AVRL	Vss - 0.3	Vss + 6.0	٧	AVcc ≥ AVRH, AVcc ≥ AVRL, AVRH > AVRL, AVRL ≥ AVss
SMC Power supply	DVcc	Vss - 0.3	Vss + 6.0	V	See *7
LCD power supply voltage	V0 to V3	Vss - 0.3	Vss + 6.0	V	V0 to V3 must not exceed Vcc
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	Vı≤(D)Vcc + 0.3V *2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	Vo ≤ (D)Vcc + 0.3V *2
Maximum Clamp Current	I CLAMP	-4.0	+4.0	mA	Applicable to general purpose I/O pins *3
Total Maximum Clamp Current	$\Sigma I_CLAMP $	-	40	mA	Applicable to general purpose I/O pins *3
"L" level maximum output current	l _{OL1}	-	15	mA	Normal outputs with driving strength set to 5mA
	lolsmc	-	40	mA	High current outputs with driving strength set to 30mA
"L" level average output current	lolav1	-	5	mA	Normal outputs with driving strength set to 5mA
	lolavsmc	-	30	mA	High current outputs with driving strength set to 30mA
"L" level maximum overall output current	Σlol1	-	100	mA	Normal outputs
	Σ lolsmc	-	330	mA	High current outputs
"L" level average overall output current	Σ I OLAV1	-	50	mA	Normal outputs
	Σ lolavsmc	-	250	mA	High current outputs
"H" level maximum output current	І он1	-	-15	mA	Normal outputs with driving strength set to 5mA
	Іонѕмс	-	-40	mA	High current outputs with driving strength set to 30mA
"H" level average output current	І онаv1	-	-5	mA	Normal outputs with driving strength set to 5mA
	Іонаvsмс	-	-30	mA	High current outputs with driving strength set to 30mA
"H" level maximum overall output current	Σ loh1	-	-100	mA	Normal outputs
	ΣІонѕмс	-	-330	mA	High current outputs
"H" level average overall output current	Σ lohav1	-	-50	mA	Normal outputs
	Σ lohasmc	-	-250	mA	High current outputs

Parameter	Symbol	Ra	ting	Unit	Remarks
Farameter	Symbol	Min	Max	Ullit	Remarks
		-	295*5	mW	T _A =105°C
		-	595 ^{*5}	mW	T _A =85°C
Permitted Power dissipation	_	-	820*5	mW	T _A =70°C
(MB96F385) *4	P₀	-	370 ^{*5}	mW	T _A =125°C, no Flash program/ erase *6
		-	670 ^{*5}	mW	T _A =105°C, no Flash program/ erase *6
		-	370*5	mW	T _A =105°C
	Po	-	740 ^{*5}	mW	T _A =85°C
Permitted Power dissipation		-	1000*5	mW	T _A =70°C
(MB96F386/F387/F388/F389) *4		-	460 ^{*5}	mW	T _A =125°C, no Flash program/ erase *6
		-	800*5	mW	T _A =105°C, no Flash program/ erase *6
		-	310*5	mW	T _A =105°C
		-	625*5	mW	T _A =85°C
Permitted Power dissipation (MB96384/ 385) *4	PD	-	800 ^{*5}	mW	T _A =70°C
		-	390⁺⁵	mW	T _A =125°C *6
		-	700*5	mW	T _A =105°C*6
		0	+70		MB96V300B
Operating ambient temperature	TA	-40	+105	∘C	
		-40	+125		*6
Storage temperature	Тѕтс	-55	+150	°C	


- *1: AVcc and Vcc must be set to the same voltage. It is required that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc neither when the power is switched on.
- *2: V_I and V_O should not exceed (D)V_{CC} + 0.3 V. V_I should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/output voltages of high current ports depend on DV_{CC}. Input/output voltages of standard ports depend on V_{CC}.
- *3: Applicable to all general purpose I/O pins (Pnn_m) except I/O pins with SEG or COM functionality.
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power



64

supply is provided from the pins, so that incomplete operation may result.

- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
- No +B signal must be applied to any LCD I/O pin (including unused SEG/COM pins).
- Sample recommended circuits:



*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \sum (V_{OL} * I_{OL} + V_{OH} * I_{OH})$ (IO load power dissipation, sum is performed on all IO ports)

 $P_{INT} = V_{CC} * (I_{CC} + I_A)$ (internal power dissipation)

lcc is the total core current consumption into Vcc as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator.

IA is the analog current consumption into AVcc.

- *5: Worst case value for a package mounted on single layer PCB at specified T₄ without air flow.
- *6: Please contact Fujitsu for reliability limitations when using under these conditions.
- *7: If DVcc is powered before Vcc, then SMC I/O pins state is undefined. To avoid this, we recommend to always power Vcc before DVcc. It is not necessary to set Vcc and DVcc to the same value.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

Parameter	Symbol		Value		Unit	Remarks	
Farameter	Symbol	Min	Тур	Max	Oilit		
Power supply voltage	Vcc, DVcc	3.0	-	5.5	V		
Smoothing capacitor at C pin	Cs	3.5	4.7	15	μF	Use a X7R ceramic capacitor or a capacitor that has similar frequency characteristics	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC characteristics

D	0	Pin	Condition		Value		11	Remarks
Parameter	Symbol			Min	Тур	Max	Unit	
Input H voltage			CMOS Hysteresis 0.8/0.2 input se- lected	0.8 Vcc	-	(D)Vcc + 0.3	V	
			CMOS Hysteresis	0.7 Vcc	-	(D)Vcc + 0.3	٧	(D)Vcc ≥ 4.5V
	ViH	Port inputs Pnn_m	0.7/0.3 input selected	0.74 Vcc	-	(D)Vcc + 0.3	٧	(D)Vcc < 4.5V
			AUTOMOTIVE Hysteresis input selected	0.8 Vcc	-	(D)Vcc + 0.3	V	
			TTL input select- ed	2.0	-	(D)Vcc + 0.3	V	
	VIHX0F	X0	External clock in "Fast Clock Input mode"	0.8 Vcc	-	Vcc + 0.3	V	Not available in MB96F386xxA/ F387xxA
	VIHX0S	X0,X1, X0A,X1A	External clock in "oscillation mode"	2.5	-	Vcc + 0.3	V	
	VIHR	RSTX	-	0.8 Vcc	-	Vcc + 0.3	V	CMOS Hysteresis input
	Vінм	MD2-MD0	-	Vcc - 0.3	-	Vcc + 0.3	V	
Input L voltage	VIL	Port inputs	CMOS Hysteresis 0.8/0.2 input se- lected	V _{SS} - 0.3	-	0.2 (D)Vcc	V	
			CMOS Hysteresis 0.7/0.3 input se- lected	V _{SS} - 0.3	-	0.3 (D)Vcc	V	
	V IL	Pnn_m	AUTOMOTIVE Hysteresis input	Vss - 0.3	-	0.5 (D)Vcc	V	(D)Vcc ≥ 4.5V
			selected	Vss - 0.3	-	0.46 (D)Vcc		(D)Vcc < 4.5V
			TTL input select- ed	Vss - 0.3	-	0.8	V	
	VILX0F	X0	External clock in "Fast Clock Input mode"	V _{SS} - 0.3	-	0.2 Vcc	V	Not available in MB96F386xxA/ F387xxA
	VILXOS	X0,X1, X0A,X1A	External clock in "oscillation mode"	Vss - 0.3	-	0.4	V	
	VILR	RSTX	-	Vss - 0.3	-	0.2 Vcc	V	CMOS Hysteresis input
	VILM	MD2-MD0	-	Vss - 0.3	-	Vss + 0.3	٧	

		Pin	Condition	Value				
Parameter	Symbol			Min	Тур	Max	Unit	Remarks
Output H voltage	V _{0H2}	Normal and High Current outputs	$4.5V \le (D)Vcc \le 5.5V$ $IoH = -2mA$ $3.0V \le (D)Vcc < 4.5V$ $IoH = -1.6mA$	(D)Vcc - 0.5	-	-	V	Driving strength set to 2mA (PODR:OD=1, PHDR:HD=0)
	Vонs	Normal and High Current outputs	$4.5V \le (D)Vcc \le 5.5V$ $IoH = -5mA$ $3.0V \le (D)Vcc < 4.5V$ $IoH = -3mA$	(D)Vcc - 0.5	-	-	V	Driving strength set to 5mA (PODR:OD=0, PHDR:HD=0)
	Vонзо	High cur- rent out- puts	$4.5V \le DVcc \le 5.5V$ $IOH = -30mA$ $3.0V \le DVcc < 4.5V$ $IOH = -20mA$	DVcc - 0.5	1	-	V	Driving strength set to 30mA (PHDR:HD=1)
	Vонз	3mA out- puts	$4.5V \le Vcc \le 5.5V$ $IoH = -3mA$ $3.0V \le Vcc < 4.5V$ $IoH = -2mA$	Vcc - 0.5	-	-	V	I/O circuit type "N"
Output L voltage	Vol2	Normal and High Current outputs	$4.5V \le (D)Vcc \le 5.5V$ $IoL = +2mA$ $3.0V \le (D)Vcc < 4.5V$ $IoL = +1.6mA$	-	-	0.4	V	Driving strength set to 2mA (PODR:OD=1, PHDR:HD=0)
	Vol.5	Normal and High Current outputs	$4.5V \le (D)Vcc \le 5.5V$ $IoL = +5mA$ $3.0V \le (D)Vcc < 4.5V$ $IoL = +3mA$	-	-	0.4	V	Driving strength set to 5mA (PODR:OD=0, PHDR:HD=0)
	Vol30	High cur- rent out- puts	$4.5V \le DVcc \le 5.5V$ $loL = +30mA$ $3.0V \le DVcc < 4.5V$ $loL = +20mA$	-	-	0.5	V	Driving strength set to 30mA (PHDR:HD=1)
	Volз	3mA out- puts	$3.0V \le Vcc \le 5.5V$ lol = +3mA	-	-	0.4	V	I/O circuit type "N"
Input leak current	lı∟	Pnn_m	Vss < Vı < Vcc AVss, AVRL < Vı < AVcc, AVRH	-1	-	+1	μΑ	Single port pin

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, DV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V)$

Parameter	Symbol Pin		Condition		Value		Unit	Remarks
Farameter	Syllibol	r III	Condition	Min	Тур	Max	Offic	Nemarks
Total LCD leak current	Σ Ιιισο	all SEG/ COM pins	Vcc = 5.0V	-	0.5	10	μΑ	Maximum leakage current of all LCD pins
Internal LCD divide resistance	RLCD	Between V3 and Vss	Vcc = 5.0V	25	40	65	kΩ	
Pull-up resistance	Rup	Pnn_m, RSTX	$Vcc = 3.3V \pm 10\%$	40	100	160	kΩ	
			$Vcc = 5.0V \pm 10\%$	25	50	100	kΩ	

Note: Input/output voltages of high current ports depend on DVcc, of other ports on Vcc.

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, \ Vcc = AVcc = 3.0V \text{ to } 5.5V, \ DVcc = 3.0V \text{ to } 5.5V, \ Vss = AVss = DVss = 0V)$

Darameter	Cumbal	Condition (at T _A)			Value		Remarks
Parameter	Symbol			Тур	Max	Unit	
			+25°C	8	11	mA	MB96384/385
			+125°C	8.5	13		101090304/303
		PLL Run mode with CLKS1/2 = CLKB =	+25°C	15	20	mA	MB96F385
		CLKP1 = 16MHz, CLKP2 = 8MHz	+125°C	16	22.5	1111/4	MID90F303
		1 Flash/ROM wait state	+25°C	16	21	mA	MB96F386/F387
		(CLKRC and CLKSC stopped)	+125°C	17.5	24.5	11114	WID90F300/F307
			+25°C	17.5	23	mA	MB96F388/F389
			+125°C	19	26	mA	WID90F300/F309
	ICCPLL	PLL Run mode with CLKS1/2 = CLKB = CLKP1 = 32MHz, CLKP2 = 16MHz 2 Flash/ROM wait states (CLKRC and CLKSC stopped)	+25°C	14	18	mA	MB96384/385
			+125°C	14.5	20		WID90304/303
			+25°C	23	29	mA	MB96F385
Power supply cur- rent in Run			+125°C	24.5	31.5		MID90F303
modes*			+25°C	25	31	- mA	MB96F386/F387
			+125°C	27	35		
			+25°C	28	34	mA	MB96F388/F389
			+125°C	30	37.5		1000 300/1 309
			+25°C	13	17	mA	MB96384/385
			+125°C	13.5	19	ША	101090304/303
		PLL Run mode with CLKS1/2 = 48MHz,	+25°C	28	40	mA	MB96F385
		CLKB = CLKP1/2 = 24MHz	+125°C	29.5	42.5	ША	INIDAOLOOO
		0 Flash/ROM wait states	+25°C	30	42	mA	MB96F386/F387
		(CLKRC and CLKSC stopped)	+125°C	32	46	111/-	WD301 300/1 307
			+25°C	32	44	mA	MB96F388/F389
			+125°C	34	47.5	111/	

Dorometer	Symbol	Condition (at T.)		Value		Domarko	
Parameter		Condition (at T _A)		Тур	Max	Unit	Remarks
		PLL Run mode with CLKS1/2 = CLKB =	+25°C	23	28	mA	MB96384/385
		CLKP1= 56MHz, CLKP2 = 28MHz	+125°C	23.5	30	ША	WD90304/303
		2 Flash/ROM wait states	+25°C	44	55		
		(CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	46	59	mA	MB96F386/F387
		PLL Run mode with CLKS1/2 = 72MHz,	+25°C	37	50		
	ICCPLL	CLKB = CLKP1 = 36MHz, CLKP2 = 18MHz	+125°C	39	54	mA	MB96F386/F387
		PLL Run mode with CLKS1/2 = 80MHz, CLKB = CLKP1 = 40MHz, CLKP2 = 20MHz	+25°C	38	51	A	MB96F385
			+125°C	39.5	53.5	mA	
		1 Flash wait state	+25°C	44	58		
Power supply cur- rent in Run modes*		(CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	46	61.5	mA	MB96F388/F389
		PLL Run mode with CLKS1/2 = 96MHz, CLKB = CLKP1= 48MHz, CLKP2 = 24MHz 1 ROM wait state (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+25°C	23	27.5	mA	MB96384/385
			+125°C	23.5	29.5		
		- ,	+25°C	2.3	3.5		
			+125°C	2.8	5	mA	MB96384/385
		Main Run mode with	+25°C	4.2	5.2		MDOOFOOF
		CLKS1/2 = CLKB = CLKP1/2 = 4MHz	+125°C	4.7	7	mA	MB96F385
	ICCMAIN	1 Flash/ROM wait state (CLKPLL, CLKSC and	+25°C	4.5	5.5	mA	MD06E396/E397
		CLKRC stopped)	+125°C	5.2	8.5		MB96F386/F387
			+25°C	4.8	5.8	mA	MD00F000/F000
			+125°C	5.5	8.2	111/-1	MB96F388/F389

Parameter	Symbol	Condition (at T _A)			Value		Remarks
Parameter	Symbol			Тур	Max	Unit	
			+25°C	1.5	2.5	mA	MB96384/385
			+125°C	2	4.1		WID90304/303
		RC Run mode with CLKS1/2 = CLKB =	+25°C	2.7	3.7	A	MDOCESSE
		CLKS1/2 = CLKB = CLKP1/2 = 2MHz	+125°C	3.2	5.4	mA	MB96F385
	Іссксн	1 Flash/ROM wait state	+25°C	2.9	4		MD005000/5007
		(CLKMC, CLKPLL and CLKSC stopped)	+125°C	3.6	7	mA	MB96F386/F387
			+25°C	3	4.1		MD005000/5000
			+125°C	3.7	6.5	mA	MB96F388/F389
		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 100kHz, SMCR:LPMS = 0 1 Flash/ROM wait state (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+25°C	0.35	0.55	- mA	
			+125°C	0.75	1.95		MB96384/385
			+25°C	0.4	0.6	mA	
Power supply cur-			+125°C	0.9	2.1		MB96F385
rent in Run modes*			+25°C	0.4	0.6	mA	MD005000/5007
			+125°C	0.95	3.4		MB96F386/F387
			+25°C	0.4	0.6	- mA	
			+125°C	0.95	2.8		MB96F388/F389
	Iccrcl		+25°C	0.08	0.17	A	MD00004/005
		RC Run mode with	+125°C	0.47	1.6	mA	MB96384/385
		CLKS1/2 = CLKB = CLKP1/2 = 100kHz,	+25°C	0.15	0.25		Managan
		SMCR:LPMS = 1 1 Flash/ROM wait state	+125°C	0.55	1.75	mA	MB96F385
		(CLKMC, CLKPLL and	+25°C	0.15	0.25		MD00F000/F00F
		CLKSC stopped. Voltage regulator in low power	+125°C	0.7	3.05	mA	MB96F386/F387
		mode, no Flash program- ming/erasing allowed)	+25°C	0.15	0.25		MD00F000/F000
			+125°C	0.7	2.45	mA	MB96F388/F389

Parameter	Symbol	Condition (at T _A)			Value		Remarks
rarameter	Зуппоп			Тур	Max	Unit	
			+25°C	0.04	0.12	mA	MB96384/385
		Sub Run mode with	+125°C	0.43	1.55	111/4	WIB3030-4/303
		CLKS1/2 = CLKB = CLKP1/2 = 32kHz	+25°C	0.1	0.2	mA	MB96F385
Power supply cur- rent in Run	Іссѕив	1 Flash/ROM wait state	+125°C	0.5	1.7		1000 303
modes*	ICCSUB	(CLKMC, CLKPLL and	+25°C	0.1	0.2	mA	MB96F386/F387
		CLKRC stopped, no Flash programming/erasing allowed)	+125°C	0.65	3	11174	WID90F360/F367
		lowed)	+25°C	0.1	0.2	mA	MB96F388/F389
			+125°C	0.65	2.4	11174	MD90F300/F309
		PLL Sleep mode with CLKS1/2 = CLKP1 = 16MHz, CLKP2 = 8MHz (CLKRC and CLKSC stopped)	+25°C	4	6	mA	MB96384/385
			+125°C	4.5	8		WID90304/303
			+25°C	4	6	mA	MB96F385
			+125°C	4.6	8		MID90F363
			+25°C	4	6	mA	MB96F386/F387
			+125°C	4.7	9		WID90F300/F307
			+25°C	5	7	- mA	MD00F200/F200
Power supply cur- rent in Sleep	Iccspll		+125°C	5.7	9.5		MB96F388/F389
modes*	ICCSPLL		+25°C	6.5	9	mA	MB96384/385
			+125°C	7	11	11174	WID90304/303
		PLL Sleep mode with	+25°C	7	9.5	mA	MP06E395
		CLKS1/2 = CLKP1 = 32MHz,	+125°C	7.6	11.5	IIIA	MB96F385
		CLKP2 = 16MHz (CLKRC and CLKSC	+25°C	7	9.5	A	MB96F386/F387
		stopped)	+125°C	8	12.5	mA	
			+25°C	9	11.5	mA	MB96F388/F389
			+125°C	10	14	111/4	1000/F309

Doromotor	Cumbal	Condition (at T.)	Condition (at T.)		Value		Remarks
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks
			+25°C	6.5	8.5	mA	MB96384/385
			+125°C	7	10.5	IIIA	WID90304/303
		PLL Sleep mode with CLKS1/2 = 48MHz, CLKP1/2 = 24MHz	+25°C	7	9	A	MDOCEOUE
			+125°C	7.6	11	mA	MB96F385
		(CLKRC and CLKSC	+25°C	7	9	A	MD00F200/F207
		stopped)	+125°C	8	12	mA	MB96F386/F387
		-	+25°C	9	11	A	MD005200/5200
			+125°C	10	13.5	mA	MB96F388/F389
		PLL Sleep mode with	+25°C	11	13.5	m Λ	MD06294/295
		CLKS1/2 = CLKP1= 56MHz, CLKP2 = 28MHz	+125°C	11.5	15.5	mA	MB96384/385
		(CLKRC and CLKSC stopped. Core voltage at 1.9V)	+25°C	11.5	14	A	MD00F200/F207
Power supply current in Sleep	Iccspll		+125°C	12.5	17	mA	MB96F386/F387
modes*	10001 22	PLL Sleep mode with CLKS1/2 = 72MHz, CLKP1 = 36MHz, CLKP2 = 18MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+25°C	9.5	11.5		
			+125°C	10.5	14.5	mA	MB96F386/F387
		PLL Sleep mode with	+25°C	11	13		
		CLKS1/2 = 80MHz, CLKP1 = 40MHz, CLKP2 = 20MHz	+125°C	11.6	15	mA	MB96F385
		(CLKRC and CLKSC	+25°C	13	15.5	m ^	MD06E399/E390
		stopped. Core voltage at 1.9V)	+125°C	14	18	mA	MB96F388/F389
		PLL Sleep mode with CLKS1/2 = 96MHz,	+25°C	12	14		
		CLKP1= 48MHz, CLKP2 = 24MHz (CLKRC and CLKSC stopped. Core voltage at	+125°C	12.5	16	mA	MB96384/385
		stopped. Core voltage at 1.9V)					

Parameter	Symbol	Condition (at T _A)			Value		Remarks
Parameter	Syllibol	Condition (at 14)		Тур	Max	Unit	Remarks
			+25°C	1.3	1.8	mA	MB96384/385
			+125°C	1.8	3.3	IIIA	WID90304/303
		Main Sleep mode with	+25°C	1.3	1.8	mA	MB96F385
	Iccsmain	CLKS1/2 = CLKP1/2 = 4MHz	+125°C	1.8	3.3	ША	MD001 000
	ICCSMAIN	(CLKPLL, CLKSC and	+25°C	1.3	1.8	mA	MB96F386/F387 MB96F388/F389
		CLKRC stopped)	+125°C	1.9	4.6	III/A	
			+25°C	1.5	2	mA	
Power supply cur- rent in Sleep			+125°C	2.1	4.2	IIIA	
modes*			+25°C	0.8	1.4	mA	MB96384/385
			+125°C	1.3	2.9	ША	
		RC Sleep mode with	+25°C	0.8	1.4	mA	MB96F385
	Iccsrch	CLKS1/2 = CLKP1/2 = 2MHz	+125°C	1.3	2.9	IIIA	1000000
ICCS	ICCSRCH	(CLKMC, CLKPLL and	+25°C	0.8	1.4	mA	MB96F386/F387
		CLKSC stopped)	+125°C	1.4	4.2	111/-1	10001 000/1 007
			+25°C	0.9	1.5	mA	MB96F388/F389
			+125°C	1.5	3.7	111/	1910001 300/1 309

Parameter	Symbol	Condition (at T.)	Condition (at T _A)		Value		- Remarks
Parameter	Зуппоот	Condition (at 14)		Тур	Max	Unit	Remarks
			+25°C	0.3	0.5	mA	MB96384/385
			+125°C	0.7	1.9		WID90304/303
		RC Sleep mode with CLKS1/2 = CLKP1/2 =	+25°C	0.3	0.5	m 1	MB96F385
		100kHz, SMCR:LPMSS = 0	+125°C	0.7	2	mA	MB90F303
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+25°C	0.3	0.5	mA	MD06E296/E297
		regulator in high power mode)	+125°C	0.8	3.3	IIIA	MB96F386/F387
			+25°C	0.3	0.5	m Λ	MD06F299/F290
	Janes		+125°C	0.8	2.7	mA	MB96F388/F389
	ICCSRCL		+25°C	0.04	0.13	A	MB96384/385
		RC Sleep mode with CLKS1/2 = CLKP1/2 = 100kHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.43	1.55	mA	WID90304/303
			+25°C	0.05	0.15	^	MDOCEOUS
Power supply cur-			+125°C	0.44	1.6	mA	MB96F385
rent in Sleep modes*			+25°C	0.05	0.15	m Λ	MD06F396/F397
			+125°C	0.56	2.9	mA	MB96F386/F387
			+25°C	0.05	0.15	mA	MD00F200/F200
			+125°C	0.56	2.3	IIIA	MB96F388/F389
			+25°C	0.035	0.11	mA	MB96384/385
			+125°C	0.42	1.55		WID90304/303
		Sub Sleep mode with	+25°C	0.04	0.12	mA	MB96F385
lccs	la a a a u a	CLKS1/2 = CLKP1/2 = 32kHz	+125°C	0.43	1.55	11174	MID90F363
	Iccssub	(CLKMC, CLKPLL and	+25°C	0.04	0.12	mA	MR06F386/F397
		CLKRC stopped)	+125°C	0.54	2.9	11174	MB96F386/F387
			+25°C	0.04	0.12	mΛ	A MP00F000/F000
			+125°C	0.54	2.3	mA	MB96F388/F389

Parameter	Symbol	Condition (at T _A)			Value		Remarks
Farameter	Зуппоп	Condition (at 14)		Тур	Max	Unit	Remarks
			+25°C	1.4	1.9	mA	MB96384/385
			+125°C	1.9	3.5		WID90304/303
		PLL Timer mode with	+25°C	1.5	2	mA	MB96F385
	ICCTPLL	CLKMC = 4MHz, CLKPLL = 48MHz	+125°C	2	3.6	11174	MID90F303
	ICCIPLL	(CLKRC and CLKSC stopped. Core voltage at	+25°C	1.5	2	mA	MB96F386/F387
		1.9V)	+125°C	2.1	5	11174	WID90F360/F367
			+25°C	1.5	2	mA	MB96F388/F389
			+125°C	2.1	4.4	11174	WID90F300/F309
			+25°C	0.35	0.5	mΛ	MB96384/385
		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.75	2	mA	WID90304/303
			+25°C	0.35	0.55	mA	MB96F385
Power supply cur- rent in Timer			+125°C	0.75	2	11174	MID90F303
modes*			+25°C	0.35	0.5	mA	MB96F386/F387
			+125°C	0.85	3.3	11174	1012301 300/1 307
			+25°C	0.35	0.5	mA	MB96F388/F389
	I CCTMAIN		+125°C	0.85	2.7	ША	1000 300/1 309
	ICCIMAIN		+25°C	0.08	0.15	mA	MB96384/385
			+125°C	0.47	1.6	IIIA	WID90304/303
		Main Timer mode with CLKMC = 4MHz,	+25°C	0.1	0.18	mA	MB96F385
		SMCR:LPMSS = 1	+125°C	0.5	1.6	11174	MID90F303
		(CLKPLL, CLKRC and CLKSC stopped. Voltage	+25°C	0.08	0.15	mA	MR06F386/F397
		regulator in low power mode)	+125°C	0.6	2.9	IIIA	MB96F386/F387
			+25°C	0.08	0.15	mA	MB96F388/F389
			+125°C	0.6	2.3	111/4	1000/F303

Parameter	Symbol	Condition (at T _A)			Value		Remarks
Parameter	Syllibol	Condition (at 14)		Тур	Max	Unit	Remarks
			+25°C	0.35	0.5	mA	MB96384/385
		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0	+125°C	0.75	2	11174	WID90304/303
			+25°C	0.35	0.5	mA	MB96F385
			+125°C	0.75	2	11174	MD90F303
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+25°C	0.35	0.5	mA	MB96F386/F387
		regulator in high power mode)	+125°C	0.85	3.3	1117	WB301 300/1 307
			+25°C	0.35	0.5	mA	MB96F388/F389
Power supply cur- rent in Timer	Ісствен		+125°C	0.85	2.7	1117	WID90F300/F309
modes*	ICCTRCH		+25°C	0.07	0.15	mA	MB96384/385
			+125°C	0.46	1.6	IIIA	
		RC Timer mode with CLKRC = 2MHz,	+25°C	0.07	0.15	mA	MB96F385
		SMCR:LPMSS = 1	+125°C	0.46	1.6	IIIA	WID901 303
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+25°C	0.07	0.15	mA	MB96F386/F387
		regulator in low power mode)	+125°C	0.6	2.9	111/	WID901 300/1 301
			+25°C	0.07	0.15	mA	MR06F388/F380
			+125°C	0.6	2.3	111/	MB96F388/F389

Parameter	Symbol	Condition (at T _A)			Value		Remarks	
Parameter	Зупівої	Condition (at 14)		Тур	Max	Unit	Remarks	
			+25°C	0.3	0.45	mA	MB96384/385	
			+125°C	0.65	1.9		WB30304/303	
		RC Timer mode with CLKRC = 100kHz,	+25°C	0.3	0.45	mA	MB96F385	
		SMCR:LPMSS = 0	+125°C	0.65	1.9	11174	MID90F363	
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+25°C	0.3	0.45	mA	MD06F396/F397	
		regulator in high power mode)	+125°C	0.8	3.2	11174	MB96F386/F387	
			+25°C	0.3	0.45	mA	MB96F388/F389	
	Icctrcl		+125°C	0.8	2.6	11174	MD90F300/F309	
		RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+25°C	0.03	0.1	mA	MB96384/385	
			+125°C	0.41	1.55	IIIA	WI20004/000	
			+25°C	0.03	0.1	mA	MB96F385	
Power supply cur- rent in Timer			+125°C	0.41	1.55	11174	MID90F363	
modes*			+25°C	0.03	0.1	mA	MB96F386/F387	
			+125°C	0.53	2.85	11174	1010001 300/1 307	
			+25°C	0.03	0.1	mA	MB96F388/F389	
			+125°C	0.53	2.25	ША	1000 300/1 309	
			+25°C	0.03	0.1	mA	MB96384/385	
			+125°C	0.41	1.55	IIIA	WID90304/303	
			+25°C	0.035	0.1	mA	MB96F385	
1	Ісстѕив	Sub Timer mode with CLKSC = 32kHz	+125°C	0.42	1.55	ША	INDEGI 363	
	ICCISUB	(CLKMC, CLKPLL and CLKRC stopped)	+25°C	0.035	0.1	mA	MB96F386/F387	
		, ,	+125°C	0.53	2.85	111/	WIB90F380/F387	
			+25°C	0.035	0.1	mA	MB96F388/F389	
			+125°C	0.53	2.25	111/4	1415501 555/1 555	

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, DV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V)$

Parameter	Symbol	Condition (at T.)	Condition (at T _A)		Value		Remarks
Parameter	Зуппоот	Condition (at 14)		Тур	Max	Unit	Remarks
			+25°C	0.02	0.08	mA	MB96384/385
			+125°C	0.4	1.5		WB30304/303
		VRCR:LPMB[2:0] = 110 _B	+25°C	0.02	0.08	mA	MB96F385
			+125°C	0.4	1.5	IIIA	MD90F303
		(Core voltage at 1.8V)	+25°C	0.02	0.08	mΛ	MD06E296/E297
			+125°C	0.52	2.8	mA	MB96F386/F387
			+25°C	0.02	0.08	mA	MD00F000/F000
Power supply cur-			+125°C	0.52	2.2	IIIA	MB96F388/F389
rent in Stop Mode			+25°C	0.015	0.06	m Λ	MB96384/385
		VRCR:LPMB[2:0] = 000 _B (Core voltage at 1.2V)	+125°C	0.3	1.2	mA	WID90304/305
			+25°C	0.015	0.06	A	MB96F385
			+125°C	0.3	1.2	mA	WID90F305
			+25°C	0.015	0.06	mA	MB96F386/F387 MB96F388/F389
			+125°C	0.4	2.3	IIIA	
			+25°C	0.015	0.06	mA	
			+125°C	0.4	1.65	IIIA	WID90F300/F309
Power supply cur- rent for active Low	I CCLVD	Low voltage detector en-	+25°C	90	140	μА	This current must be added to all Power
Voltage detector	ICCLVD	abled (RCR:LVDE = 1)	+125°C	100	150	μΑ	supply currents above
Power supply cur- rent for active Clock modulator	Ісссьомо	Clock modulator enabled (CMCR:PDX = 1)	-	3	4.5	mA	Must be added to all current above
Flash Write/Erase current	Iccflash	Current for one Flash module	-	15	40	mA	Must be added to all current above
Input capacitance	CIN	-		15	30	pF	High current outputs
Input capacitance	Cin	-	-	5	15	pF	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss, DVcc, DVss, High current outputs


^{*} The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control.




80

4. AC Characteristics

Donomoton	Comple al	Pin		Value		11	Remarks
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks
			3	-	16	MHz	When using a crystal oscillator, PLL off
Clock frequency	fc	X0, X1	0	-	16	MHz	When using an opposite phase external clock, PLL off
			3.5	-	16	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Clock frequency	f eci	XO	0	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode" (not available in MB96F386xxA and MB96F387xxA), PLL off
Clock frequency	IFCI	Λ0	3.5	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode" (not available in MB96F386xxA and MB96F387xxA), PLL on
			32	32.768	100	kHz	When using an oscillation circuit
Clock frequency	fcL	X0A, X1A	0	-	100	kHz	When using an opposite phase external clock
		X0A	0	-	50	kHz	When using a single phase external clock
Clock frequency	fcR		50	100	200	kHz	When using slow frequency of RC oscillator
Clock frequency	ICR	-	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time	t rcstab	-	64	4 RC clock	k cycles		Applied after any reset and when activating the RC oscillator.
PLL Clock fre- quency	fclkvco	-	64	-	200	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL Phase Jitter	Tpskew	-	-	-	± 5	ns	For CLKMC (PLL input clock) ≥ 4MHz, jitter coming from external oscillator, crystal or resonator is not covered
Input clock pulse width	Pwh, PwL	X0,X1	8	-	-	ns	Duty ratio is about 30% to 70%
Input clock pulse width	Pwhl, Pwll	X0A,X1A	5	-	-	μs	






Internal Clock timing

		C	ore Volta	ge Setting	gs		
Parameter	Symbol	1.8	BV	V 1.9V		Unit	Remarks
		Min	Max	Min	Max		
Internal System clock frequency (CLKS1 and CLKS2)	fclks1, fclks2	0	92	0	96	MHz	Others than below
		0	72	0	80	MHz	MB96F385/F388/F389
		0	68	0	74	MHz	MB96F386/F387
Internal CPU clock frequency (CLKB), internal peripheral clock frequency (CLKP1)	fськв, fськр ₁	0	52	0	56	MHz	Others than below
		0	36	0	40	MHz	MB96F385/F388/F389
Internal peripheral clock frequency (CLKP2)	fcLKP2	0	28	0	32	MHz	Others than below
		0	26	0	28	MHz	MB96F386/F387


External Reset timing

Parameter	Symbol	Pin	Value				Remarks
Parameter	Syllibol	FIII	Min	Тур	Max	Unit	Remarks
Reset input time	t RSTL	RSTX	500	-	-	ns	



Power On Reset timing

Parameter	Symbol Pin		Value			Unit	Remarks
raiametei	Syllibol	FIII	Min	Тур	Max	Offic	Nemarks
Power on rise time	t R	Vcc	0.05	-	30	ms	
Power off time	toff	Vcc	1	-	-	ms	




External Input timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, DV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V)$

Parameter	Symbol	Pin	Pin Condition Value			Unit	Used Pin input func-	
rarameter	Symbol	FIII	Condition	Min	Max	Oilit	tion	
		INTn(_R)		200		ns	External Interrupt	
		NMI(_R)		200		113	NMI	
		Pnn_m					General Purpose IO	
Input pulse	tinh	TINn(_R)					Reload Timer	
width	tinh	TTGn(_R)		2*tclkp1 + 200			PPG Trigger input	
	ADTG(_R)	(tclkp1=1/	_	ns	AD Converter Trigger			
		FRCKn(_R)		fclkp1)			Free Running Timer external clock	
		INn(_R)					Input Capture	

Note: Relocated Resource Inputs have same characteristics




Slew Rate High Current Outputs

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, DV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V)$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
rarameter	Syllibol	FIII	Condition	Min	Max	Onit	Remarks
Output rise/fall time	tr30 tr30	I/O circuit type M	Output driving strength set to "30mA"	15	_	ns	

Note: Relocated Resource Inputs have same characteristics



External Bus timing

Note: The values given below are for an I/O driving strength IO_{drive} = 5mA. If IO_{drive} is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.


Basic Timing

(TA =
$$-40$$
 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Symbol	Pin	Condition	Val	lue	Unit	Remarks
Parameter	Symbol	Pin	Condition	Min	Max	Unit	Remarks
	t cyc			25	_		
ECLK	t chcl	ECLK		tcyc/2-5	tcyc/2+5	ns	
	t clch			tcyc/2-5	tcyc/2+5		
	t снсвн			-20	20		
ECLK o	t chcbl	CSn, UBX,		-20	20	ns	
UBX/ LBX / CSn time	t clcвн	LBX, ECLK		-20	20	113	
	t CLCBL			-20	20		
	t chlh			-10	10		
ECLK → ALE time	t CHLL	ALE, ECLK	_	-10	10	ns	
LOLIN - ALL TIME	t CLLH	ALL, LOLK		-10	10		
	t CLLL			-10	10		
$ECLK \to address \ valid \ time$	t CHAV	A[23:0], ECLK	EBM:NMS=1	-15	15	ns	
(non-multiplexed)	t CLAV	A[23.0], LOLK	LDIVI.INIVIO-1	-15	15	113	
	t CHAV	A[23:16],	EBM:NMS=0	-15	15	ns	
$ECLK \to address \ valid \ time$	t CLAV	ECLK	LDIVI.NIVIO-0	-15	15	113	
(multiplexed)	t CLADV	AD[15:0],	EBM:NMS=0	-15	15	ns	
	t CHADV	ECLK	LDIVI.INIVIO-0	-15	15	113	
	t chrwh			-10	10		
$ECLK \to RDX / WRX$ time	t CHRWL	RDX, WRX, WRLX,WRHX,		-10	10	ns	
	t CLRWH	ECLK		-10	10	113	
	t clrwl			-10	10		

(TA = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Pili	Condition	Min	Max	Unit	Remarks
	t cyc			30	_		
ECLK	t chcl	ECLK	_	tcyc/2-8	tcyc/2+8	ns	
	t clch			tcyc/2-8	tcyc/2+8		
	t снсвн			-25	25		
ECLK o	t CHCBL	CSn, UBX,		-25	25	ns	
UBX/ LBX / CSn time	t clcвн	LBX, ECLK	_	-25	25	115	
	t CLCBL			-25	25		
	t chlh			-15	15		
ECLK → ALE time	t CHLL	ALE, ECLK	_	-15	15	ns	
ECLK → ALE IIIIIe	t cllh	ALE, ECLK		-15	15		
	t CLLL			-15	15		
ECLK → address valid time	t CHAV	VISS-UL ECLIK	EBM:NMS=1	-20	20	no	
(non-multiplexed)	tclav	A[23:0], ECLK	EDIVI.INIVIO=1	-20	20	ns	
	t CHAV	A[23:16],	EBM:NMS=0	-20	20	no	
$ECLK \to address\ valid\ time$	tclav	ECLK	EBINI:INIVIS=0	-20	20	ns	
(multiplexed)	tcladv	AD[15:0],	EBM:NMS=0	-20	20	no	
	t CHADV	ECLK	EDIVI.INIVIS=U	-20	20	ns	
	t chrwh			-15	15		
$ECLK \to RDX / WRX$ time	t CHRWL	RDX, WRX, WRLX, WRHX,		-15	15	nc	
	t clrwh	ECLK	_	-15	15	ns	
	t clrwl			-15	15		



Bus Timing (Read)

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IO $_{drive}$ = 5mA, CL = 50pF)

Domenton	Sym-	D:	O a maliti a ma	Va	lue	Unit	
Parameter	bol	Pin	Conditions	Min	Max	Unit	Remarks
			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 5	_		
ALE pulse width (multiplexed)	tunll	ALE	EACL:STS=1	tcyc – 5	_	ns	
(manupiexed)			EACL:STS=0 and EACL:ACE=1	3tcyc/2 - 5	_		
			EACL:STS=0 and EACL:ACE=0	tcyc - 15			
	t 2 / 2 / 2	ALE, A[23:16],	EACL:STS=1 and EACL:ACE=0	3tcyc/2 – 15	_	nc	
Valid address ⇒ ALE ↓ time (multiplexed)	t avll	ALE, A[23.10],	EACL:STS=0 and EACL:ACE=1	2tcyc – 15	_	ns	
			EACL:STS=1 and EACL:ACE=1	5tcyc/2 - 15			EBM:NMS=
			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 15	_		
	4.5	/LL ALE,AD[15:0]	EACL:STS=1 and EACL:ACE=0	tcyc - 15		no	
	LADVLL		EACL:STS=0 and EACL:ACE=1	3tcyc/2 - 15		ns	
			EACL:STS=1 and EACL:ACE=1	2tcyc – 15	_		
ALE ↓			EACL:STS=0	tcyc/2 - 15	_		
⇒ Address valid time (multiplexed)	t llax	ALE, AD[15:0]	EACL:STS=1	-15	_	ns	
Valid address ⇒ RDX ↓ time (non-multiplexed)	t avrl	RDX, A[23:0]	EBM:NMS= 1	tcyc/2 - 15	_	ns	
	4	DDV 4(22:46)	EACL:ACE=0 EBM:NMS=0	3tcyc/2 – 15	_	no	
Valid address	t avrl	RDX, A[23:16]	EACL:ACE=1 EBM:NMS=0	5tcyc/2 - 15	_	ns	
\Rightarrow RDX \downarrow time (multiplexed)	+ ,==.	DDV ADI45:01	EACL:ACE=0 EBM:NMS=0	tcyc - 15	_	no	
	t advrl	RDX, AD[15:0]	EACL:ACE=1 EBM:NMS=0	2tcyc - 15	_	ns	
Valid address ⇒ Valid data input (non-multiplexed)	tavdv	A[23:0], AD[15:0]	EBM:NMS= 1	_	2tcyc – 55	ns	w/o cycle extension

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)


Parameter	Sym-	Pin	Conditions	Va	lue	Unit	Remarks
rarameter	bol	FIII	Conditions	Min	Max	Ollic	Remarks
	tavdv	A[23:16],	EACL:ACE=0 EBM:NMS=0	_	3tcyc – 55	ns	w/o cycle
Valid address ⇒ Valid data input	LAVDV	AD[15:0]	EACL:ACE=1 EBM:NMS=0	_	4tcyc – 55	115	extension
⇒ valid data input (multiplexed)	t advov	AD[15:0]	EACL:ACE=0 EBM:NMS=0	_	5tcyc/2 - 55	ns	w/o cycle
	t ADVDV	AD[13.0]	EACL:ACE=1 EBM:NMS=0		7tcyc/2 - 55	113	extension
RDX pulse width	t rlrh	RDX	_	3 tcyc/2 - 5		ns	w/o cycle extension
$RDX \downarrow \Rightarrow Valid data input$	t RLDV	RDX, AD[15:0]	_	_	3 tcyc/2 - 50	ns	w/o cycle extension
RDX ↑ ⇒ Data hold time	t RHDX	RDX, AD[15:0]	_	0	_	ns	
Address valid \Rightarrow Data hold time	taxdx	A[23:0], AD[15:0]	_	0	_	ns	
$RDX \uparrow \Rightarrow ALE \uparrow time$	to	RDX, ALE	EACL:STS=1 and EACL:ACE=1	3tcyc/2 - 10	_	ns	
NDX ⇒ ALE time	KHLH	NDA, ALE	other ECL:STS, EACL:ACE setting	tcyc/2 - 10	_	115	
Valid address	t avch	A[23:0], ECLK		teye - 15	_	nc	
⇒ ECLK ↑ time	tadvch	AD[15:0], ECLK		tcyc/2 - 15		ns	
$RDX \downarrow \Rightarrow ECLK \uparrow time$	t RLCH	RDX, ECLK		tcyc/2 - 10		ns	
$ALE \downarrow \Rightarrow RDX \downarrow time$	turl	ALE, RDX	EACL:STS=0	tcyc/2 - 10		ns	
ALL V -> NDA V line	LLLKL	ALL, NDA	EACL:STS=1	- 10	_	113	
ECLK↑ ⇒ Valid data input	t CHDV	AD[15:0], ECLK	_	_	tcyc - 50	ns	

(T_A = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IOdrive = 5mA, C_L = 50pF)

Danamatan	Sym-	D:	O a maliti a ma	Va	lue	11:4	
Parameter	bol	Pin	Conditions	Min	Max	Unit	Remarks
			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 8			
ALE pulse width (multiplexed)	tuhll	ALE	EACL:STS=1	tcyc - 8	_	ns	
(manapiexed)			EACL:STS=0 and EACL:ACE=1	3tcyc/2 - 8	_		
			EACL:STS=0 and EACL:ACE=0	tcyc - 20			
	toras	ALE, A[23:16],	EACL:STS=1 and EACL:ACE=0	3tcyc/2 - 20	_	ns	
	t avll	ALE, A[23.10],	EACL:STS=0 and EACL:ACE=1	2tcyc – 20	_	1115	
Valid address ⇒ ALE ↓ time			EACL:STS=1 and EACL:ACE=1	5tcyc/2 - 20			EBM:NMS = 0
⇒ ALE ↓ time (multiplexed)			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 20	_		
		ALE ADME.OL	EACL:STS=1 and EACL:ACE=0	tcyc - 20			
	t advll	ALE, AD[15:0]	EACL:STS=0 and EACL:ACE=1	3tcyc/2 - 20	_	ns	
			EACL:STS=1 and EACL:ACE=1	2tcyc – 20			
ALE↓			EACL:STS=0	tcyc/2 - 20	_		
⇒ Address valid time (multiplexed)	t LLAX	ALE, AD[15:0]	EACL:STS=1	-20	_	ns	
Valid address ⇒ RDX ↓ time (non-multiplexed)	t avrl	RDX, A[23:0]	EBM:NMS= 1	tcyc/2 - 20	_	ns	
	4	DDV 4(22:46)	EACL:ACE=0 EBM:NMS=0	3tcyc/2 - 20		no	
Valid address	t avrl	RDX, A[23:16]	EACL:ACE=1 EBM:NMS=0	5tcyc/2 - 20	_	ns	
\Rightarrow RDX \downarrow time (multiplexed)	4	DDV ADI45:01	EACL:ACE=0 EBM:NMS=0	tcyc - 20			
	t advrl	RDX, AD[15:0]	EACL:ACE=1 EBM:NMS=0	2tcyc - 20		ns	
Valid address ⇒ Valid data input (non-multiplexed)	tavdv	A[23:0], AD[15:0]	EBM:NMS= 1	_	2tcyc - 60	ns	w/o cycle extension

(Ta = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Sym-	Pin	Conditions	Va	lue	Unit	Remarks
Parameter	bol	PIII	Conditions	Min	Max	Unit	Remarks
	t avdv	A[23:16],	EACL:ACE=0 EBM:NMS=0	_	3tcyc - 60	ns	w/o cycle
Valid address ⇒ Valid data input	LAVDV	AD[15:0]	EACL:ACE=1 EBM:NMS=0	_	4tcyc - 60	115	extension
⇒ valid data input (multiplexed)	t advdv	AD[15:0]	EACL:ACE=0 EBM:NMS=0	_	5tcyc/2 - 60	ns	w/o cycle
	L ADVDV	AD[13.0]	EACL:ACE=1 EBM:NMS=0	_	7tcyc/2 - 60	113	extension
RDX pulse width	t rlrh	RDX	_	3tcyc/2 - 8		ns	w/o cycle extension
$RDX \downarrow \Rightarrow Valid data input$	t RLDV	RDX, AD[15:0]			3tcyc/2 - 55	ns	w/o cycle extension
$RDX \uparrow \Rightarrow Data hold time$	t RHDX	RDX, AD[15:0]	_	0	_	ns	
Address valid ⇒ Data hold time	t axdx	A[23:0]	_	0	_	ns	
$RDX \uparrow \Rightarrow ALE \uparrow time$	trhlh	RDX, ALE	EACL:STS=1 and EACL:ACE=1	3tcyc/2 - 15	_	20	
RDX ⇒ ALE time	I RHLH	RDA, ALE	other ECL:STS, EACL:ACE setting	tcyc/2 - 15	_	ns	
Valid address	t avch	A[23:0], ECLK		tcyc - 20	_	ns	
⇒ ECLK ↑ time	tadvch	AD[15:0], ECLK	_	tcyc/2 - 20	_	115	
$RDX \downarrow \Rightarrow ECLK \uparrow time$	trlch	RDX, ECLK		tcvc/2 - 15	_	ns	
$ALE \downarrow \Rightarrow RDX \downarrow time$	t llrl	ALE, RDX	EACL:STS=0	tcyc/2 - 15	_	ns	
	LLLKL	ALE, NDA	EACL:STS=1	– 15		115	
ECLK↑ ⇒ Valid data input	t CHDV	AD[15:0], ECLK		_	tcyc - 55	ns	



Bus Timing (Write)

(TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Symbol	Pin	Condition	Val	lue	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min	Max	Oilit	Remarks
Valid address ⇒ WRX ↓ time (non-multiplexed)	tavwl	WRX, WRLX,	EACL:STS=0 EBM:NMS=1	tcyc/2 - 15	_	ns	
	LAVWL	WRHX, A[23:0]	EACL:STS=1 EBM:NMS=1	tcyc - 15	_	1115	
	tavwl W	WRX, WRLX, WRHX, A[23:16]	EACL:ACE=0 EBM:NMS=0	3tcyc/2 – 15	_	ns	
Valid address ⇒ WRX ↓ time			EACL:ACE=1 EBM:NMS=0	5tcyc/2 – 15	_	115	
(multiplexed)	t advwl	WRX, WRLX, WRHX, AD[15:0]	EACL:ACE=0 EBM:NMS=0	tcyc - 15	_	ns	
	LADVWL		EACL:ACE=1 EBM:NMS=0	2tcyc – 15	_	115	
WRX pulse width	tww	WRX, WRXL, WRHX	_	tere – 5	_	ns	w/o cycle extension

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)


Doromotor	Symbol	Pin	Condition	Va	lue	Unit	Damanta
Parameter	Symbol	Pin	Condition	Min	Max	Unit	Remarks
Valid data output ⇒ WRX ↑ time	t ovwh	WRX, WRLX, WRHX, AD[15:0]	_	tcyc – 20	_	ns	w/o cycle extension
WRX ↑ ⇒ Data hold time	t whox	WRX, WRLX, WRHX, AD[15:0]	_	tcyc/2 - 15	_	ns	
WRX ↑ ⇒ Address valid time	twhax	WRX, WRLX,	EACL:STS=1 EBM:NMS=1	– 15		ns	
(non-multiplexed)	twnax	WRHX, A[23:0]	EACL:STS=0 EBM:NMS=1	tcvc/2 - 15		ns	
WRX ↑ ⇒ Address valid time (multiplexed)	t whax	WRX, WRLX, WRHX, A[23:16]	EBM:NMS=0	tcyc/2 - 15	_	ns	
WRX ↑ ⇒ ALE ↑ time		WDV WDI V	EBM:ACE=1 and EACL:STS=1	2tcyc - 10	_		
(multiplexed)	twhlh	WRX, WRLX, WRHX, ALE	other EBM:ACE and EACL:STS setting	tcyc - 10	_	ns	EBM:NMS=0
$WRX\downarrow \Rightarrow ECLK\uparrow$ time	t wlch	WRX, WRLX, WRHX, ECLK	_	tcyc/2 - 10	_	ns	
CSn ⇒ WRX time	t	WRX, WRLX,	EACL:STS=0 EBM:NMS=1	_	tcyc/2 - 15	20	
(non-multiplexed)	t cslwl	WRHX, CSn	EACL:STS=1 EBM:NMS=1	_	tcyc - 15	ns	
$CSn \Rightarrow WRX time$	4	WRX, WRLX,	EACL:ACE=0 EBM:NMS=0	_	3tcyc/2 – 15	20	
(multiplexed)	tcsLWL	WRHX, CSn	EACL:ACE=1 EBM:NMS=0	_	5tcyc/2 – 15	ns	
WRX ⇒ CSn time		WRX, WRLX,	EACL:STS=1 EBM:NMS=1	- 15		ns	
(non-multiplexed)	t whcsh	WRHX, CSn	EACL:STS=0 EBM:NMS=1	tcyc/2 - 15		ns	
$\begin{array}{l} WRX \Rightarrow CSn \; time \\ (multiplexed) \end{array}$	twhcsh	WRX, WRLX, WRHX, CSn	EBM:NMS=0	tcyc/2 - 15	_	ns	

(Ta = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Farameter	Syllibol		Condition	Min	Max	Offic	Remarks
Valid address ⇒ WRX ↓ time	4	WRX, WRLX, WRHX,	EACL:STS=0 EBM:NMS=1	tcyc/2 - 20	_	20	
(non-multiplexed)	tavwl	A[23:0]	EACL:STS=1 EBM:NMS=1	tcyc – 20	_	ns	

(Ta = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Barrara atau	0	D'-	0 1111	Va	lue	11	
Parameter	Symbol	Pin	Condition	Min	Max	Unit	Remarks
	1.0.000	WRX, WRLX, WRHX,	EACL:ACE=0 EBM:NMS=0	3tcyc/2 – 20	_	nc	
Valid address ⇒ WRX ↓ time	t avwl	A[23:16]	EACL:ACE=1 EBM:NMS=0	5tcyc/2 – 20	_	ns	
(multiplexed)	t advwl	WRX, WRLX, WRHX,	EACL:ACE=0 EBM:NMS=0	tcyc - 20	_	ns	
	CADVWL	AD[15:0]	EACL:ACE=1 EBM:NMS=0	2tcyc – 20		113	
WRX pulse width	twLwH	WRX, WRXL, WRHX	_	tcyc – 8	_	ns	w/o cycle extension
Valid data output ⇒ WRX ↑ time	tоvwн	WRX, WRLX, WRHX, AD[15:0]	_	tcyc – 25	_	ns	w/o cycle extension
WRX ↑ ⇒ Data hold time	t whox	WRX, WRLX, WRHX, AD[15:0]	_	tcyc/2 - 20	_	ns	
WRX↑		WRX, WRLX,	EACL:STS=1 EBM:NMS=1	- 20	_	ns	
⇒ Address valid time (non-multiplexed)	twhax	WRHX, A[23:0]		tcyc/2 - 20		ns	
WRX ↑ ⇒ Address valid time (multiplexed)	twhax	WRX, WRLX, WRHX, A[23:16]	EBM:NMS=0	tcyc/2 - 20	_	ns	
$WRX \uparrow \Rightarrow ALE \uparrow time$		WRX, WRLX,	EBM:ACE=1 and EACL:STS=1	2tcyc – 15	_		
(multiplexed)	twнLн	WRHX, ALE	other EBM:ACE and EACL:STS setting	tcyc – 15	_	ns	EBM:NMS=0
$\begin{array}{c} WRX \downarrow \ \Rightarrow ECLK \uparrow \\ time \end{array}$	t wlch	WRX, WRLX, WRHX, ECLK	_	tcyc/2 - 15	_	ns	
$CSn \Rightarrow WRX time$	t cslwl	WRX, WRLX,	EACL:STS=0 EBM:NMS=1	_	tcyc/2 - 20	ns	
(non-multiplexed)	COLVIE	WRHX, CSn	EACL:STS=1 EBM:NMS=1	_	tcyc - 20	110	
$CSn \Rightarrow WRX \text{ time}$	t cslwl	WRX, WRLX,	EACL:ACE=0 EBM:NMS=0	_	3tcyc/2 – 20	ns	
(multiplexed)	COCLAAC	WRHX, CSn	EACL:ACE=1 EBM:NMS=0		5tcyc/2 – 20		
$WRX \Rightarrow CSn time$	t whcsh	WRX, WRLX,	EACL:STS=1 EBM:NMS=1	- 20	_	ns	
(non-multiplexed)	- Control of the cont	WRHX, CSn	EACL:STS=0 EBM:NMS=1	tcyc/2 - 20	_	ns	
$WRX \Rightarrow CSn \text{ time}$ (multiplexed)	t whcsh	WRX, WRLX, WRHX, CSn	EBM:NMS=0	tcyc/2 - 20	_	ns	



Ready Input Timing

(TA = $-40~^{\circ}C$ to $+125~^{\circ}C$, Vcc = $5.0~V \pm 10\%$, Vss = 0.0~V, IOdrive = 5mA, CL = 50pF)


Parameter	Symbol	Pin	Test	Rated	Value	Units	Remarks
Farameter	Syllibol	FIII	Condition	Min	Max	Ullits	Remarks
RDY setup time	t RYHS	RDY		35	_	ns	
RDY hold time	t RYHH	RDY		0	_	ns	

$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +125 \, ^{\circ}\text{C}, \, \text{Vcc} = 3.0 \, \text{to } 4.5\text{V}, \, \text{Vss} = 0.0 \, \text{V}, \, \text{IO}_{\text{drive}} = 5\text{mA}, \, \text{CL} = 50\text{pF})$$

Parameter	Symbol	Pin	Test	Rated	Value	Units	Remarks
Farameter	rameter Symbol Pin C	Condition	Min	Max	Ullita	iveillai ks	
RDY setup time	t RYHS	RDY		45	_	ns	
RDY hold time	t RYHH	RDY		0	_	ns	

Note: If the RDY setup time is insufficient, use the auto-ready function.






Hold Timing

$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +125 \, ^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, V_{SS} = 0.0 \, \text{V}, \, IO_{drive} = 5\text{mA}, \, C_L = 50\text{pF})$$

Parameter	Symbol	Pin	Condition	Va	lue	Units	Remarks	
Farameter	Syllibol	FIII	Condition	Min	Max	Uiillo	Nemarks	
Pin floating \Rightarrow HAKX \downarrow time	t xhal	HAKX		tcyc - 20	tcyc + 20	ns		
$HAKX \uparrow time \Rightarrow Pin valid time$	t hahv	HAKX		tcyc - 20	tcyc + 20	ns		

(T_A =
$$-40$$
 °C to $+125$ °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IO_{drive} = 5mA, C_L = 50pF)

Parameter	Symbol	Pin	Condition	Va	lue	Units	Remarks	
i arameter	Syllibol		Condition	Min	Max	Offics	INCINIAL NO	
Pin floating \Rightarrow HAKX \downarrow time	t xhal	HAKX		tcyc - 25	tcyc + 25	ns		
$HAKX \uparrow time \Rightarrow Pin valid time$	t hahv	HAKX		tcyc - 25	tcyc + 25	ns		



USART timing

WARNING: The values given below are for an I/O driving strength IO_{drive} = 5mA. If IO_{drive} is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.


Parameter	Symbol Pin		Condition	Vcc = AV to 5		Vcc = AVc	Unit	
				Min	Max	Min	Max	
Serial clock cycle time	tscycı	SCKn		4 tclkp1	_	4 tclkp1	_	ns
$\begin{array}{c} SCK \downarrow \to SOT \ delay \\ time \end{array}$	t sLOVI	SCKn, SOTn		-20	+20	-30	+30	ns
$\begin{array}{c} SOT \to SCK \uparrow delay \\ time \end{array}$	tovsні	SCKn, SOTn	Internal Shift Clock Mode	N*tclkp1 - 20 *1	_	N*tclkp1 - 30 *1	_	ns
Valid SIN \rightarrow SCK ↑	tıvsнı	SCKn, SINn		tclkp1 + 45	_	tclkp1 + 55	_	ns
$\begin{array}{c} SCK \uparrow \to Valid \; SIN \\ hold \; time \end{array}$	t sнıxı	SCKn, SINn		0	_	0		ns
Serial clock "L" pulse width	t slshe	SCKn		tclkp1 + 10	_	tclkp1 + 10	_	ns
Serial clock "H" pulse width	t shsle	SCKn		tclkp1 + 10	_	tclkp1+	_	ns
$\begin{array}{c} SCK \downarrow \to SOT \ delay \\ time \end{array}$	t slove	SCKn, SOTn	External Shift		2 tclkp1 + 45	_	2 tclkp1 + 55	ns
Valid SIN → SCK ↑	t IVSHE	SCKn, SINn	Clock Mode	tclkp1/2 + 10	_	tclkp1/2+	_	ns
$\begin{array}{c} SCK \uparrow \to Valid \; SIN \\ hold \; time \end{array}$	t shixe	SCKn, SINn		tclkp1 + 10	_	tclkp1 + 10	_	ns
SCK fall time	tre	SCKn	1	_	20	_	20	ns
SCK rise time	t RE	SCKn		_	20		20	ns


Notes: • AC characteristic in CLK synchronized mode.

- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96300 Super series HARDWARE MANUAL"
- tclkP1 is the cycle time of the peripheral clock 1 (CLKP1), Unit: ns
- *1: Parameter N depends on tscycl and can be calculated as follows:
 - if tscycl = 2*k*tclkp1, then N = k, where k is an integer > 2
 - if tscyci = (2*k+1)*tclkp1, then N = k+1, where k is an integer > 1 Examples:

t scycı	N
4*tclkp1	2
5*tclkp1, 6*tclkp1	3
7*t CLKP1, 8*t CLKP1	4
•••	

100 FME-MB96380 rev 10






I²C Timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Standard-r	node	Fast-mo	de*1	Unit
rai ailletei		Min	Max	Min	Max	Unit
SCL clock frequency	fscL	0	100	0	400	kHz
Hold time (repeated) START condition SDA↓→SCL↓	t HDSTA	4.0		0.6	_	μs
"L" width of the SCL clock	t LOW	4.7	_	1.3	_	μs
"H" width of the SCL clock	t HIGH	4.0	_	0.6	_	μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	4.7		0.6	_	μs
Data hold time SCL↓→SDA↓↑	t hddat	0	3.45	0	0.9	μs
Data set-up time SDA↓↑→SCL↑	t sudat	250	_	100	_	ns
Set-up time for STOP condition SCL↑→SDA↑	tsusто	4.0		0.6	_	μs
Bus free time between a STOP and START condition	t BUS	4.7		1.3	_	μs
Output fall time from 0.7*Vcc to 0.3*Vcc with a bus capacitance from 10 pF to 400 pF	t of	20 + 0.1*C _b * ²	250	20 + 0.1*C _b *2	250	ns
Capacitive load for each bus line	Сь	_	400	_	400	pF
Pulse width of spikes which will be sup- pressed by input noise filter	t sp	n/a	n/a	0	1*tclkp1*3	ns

^{*1 :} For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz.

^{*3:} tclkP1 is the cycle time of the periperal clock CLKP1.



- Voн = 0.7 * Vcc
- VoL = 0.3 * Vcc
- CMOS Hysteresis 0.7/0.3 input selected

^{*2 :} C_b = capacitance of one bus line in pF.

5. Analog Digital Converter

(Ta = -40 $^{\circ}$ C to +125 $^{\circ}$ C, 3.0 V \leq AVRH - AVRL, Vcc = AVcc = 3.0V to 5.5V, Vss = AVss = 0V)

Davamatav	Crumb al	Pin		Value		Unit	Domostro
Parameter	Symbol	Pili	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	-	-	±3	LSB	
Nonlinearity error	-	-	-	-	± 2.5	LSB	
Differential nonlinearity error	-	-	-	-	± 1.9	LSB	
Zero transition voltage	Vот	ANn	AVRL - 1.5 LSB	AVRL+ 0.5 LSB	AVRL+ 2.5 LSB	V	
Full scale transition voltage	V _{FST}	ANn	AVRH - 3.5 LSB	AVRH - 1.5 LSB	AVRH+ 0.5 LSB	V	
Compare time	_	_	1.0	-	16,500	μs	4.5V ≤ AVcc ≤ 5.5V
Compare time	-		2.0	-	-	μs	3.0V ≤ AVcc < 4.5V
Sampling time	-	_	0.5	-	-	μs	4.5V ≤ AVcc ≤ 5.5V
Camping time		_	1.2	-	-	μs	3.0V ≤ AVcc < 4.5V
Analog input leakage	Long	ANI	-1	-	+1	μΑ	T _A ≤ 105 °C, AVss, AVRL < V _I < AVcc, AVRH
current (during conversion)	lain	ANn	-1.2	-	+1.2	μΑ	105 °C < T _A ≤ 125 °C, AVss, AVRL < V _I < AVcc, AVRH
Analog input voltage range	Vain	ANn	AVRL	-	AVRH	V	
Reference voltage	AVRH	AVRH/ AVRH2	0.75 AVcc	-	AVcc	V	
range	AVRL	AVRL	AVss	-	0.25 AVcc	V	
	la	AVcc	-	2.5	5	mA	A/D Converter active
Power supply current	Іан	AVcc	-	-	5	μА	A/D Converter not operated
Reference voltage cur-	lr	AVRH/ AVRL	-	0.7	1	mA	A/D Converter active
rent	I RH	AVRH/ AVRL	-	-	5	μΑ	A/D Converter not operated
Offset between input channels	-	ANn	-	-	4	LSB	

Note: The accuracy gets worse as |AVRH - AVRL| becomes smaller.

Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.

<u>Total error</u>: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity error.


Nonlinearity error: Deviation between a line across zero-transition line ("00 0000 0000" <--> "00 0000 0001") and full-scale transition line ("11 1111 1110" <--> "11 1111 1111") and actual conversion characteristics.

<u>Differential nonlinearity error:</u> Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Zero reading voltage: Input voltage which results in the minimum conversion value.

Full scale reading voltage: Input voltage which results in the maximum conversion value.

Total error



Total error of digital output "N" =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$


$$1 \text{ LSB} = \text{ (Ideal value)} \frac{\text{AVRH} - \text{AVRL}}{1024} \text{ [V]}$$

N: A/D converter digital output value


Vot (Ideal value) = AVRL + 0.5 LSB [V]

V_{FST} (Ideal value) = AVRH - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transitions from (N-1) to N.



Differential nonlinearity error



Nonlinearity error of digital output N =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + V_{OT}\}}{1 \text{ LSB}}$$
 [LSB]

Differential nonlinearity error of digital output
$$N = \frac{V(N+1)T - V_{NT}}{1 LSB} - 1 LSB [LSB]$$

1 LSB =
$$\frac{V_{FST} - V_{OT}}{1022}$$
 [V]

N : A/D converter digital output value


 V_{OT} : Voltage at which digital output transits from "000H" to "001H." V_{FST} : Voltage at which digital output transits from "3FEH" to "3FFH."



Accuracy and setting of the A/D Converter sampling time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance R_{ext}, the board capacitance of the A/D converter input pin C_{ext} and the AV_{cc} voltage level. The following replacement model can be used for the calculation:



Rext: external driving impedance

 C_{ext} : capacitance of PCB at A/D converter input C_{IN} : capacitance of MCU input pin: 15pF (max)

R_{ADC}: resistance within MCU: $2.6k\Omega$ (max) for $4.5V \le AV_{cc} \le 5.5V$

 $12k\Omega$ (max) for $3.0V \le AV_{cc} < 4.5V$

CADC: sampling capacitance within MCU: 10pF (max)

The sampling time should be set to minimum " 7τ ". The following approximation formula for the replacement model above can be used:


$$T_{samp} [min] = 7 \times (R_{ext} \times (C_{ext} + C_{IN}) + (R_{ext} + R_{ADC}) \times C_{ADC})$$

- Do not select a sampling time below the absolute minimum permitted value (0.5 μ s for 4.5V \leq AV $_{cc} \leq$ 5.5V; 1.2 μ s for 3.0V \leq AV $_{cc} <$ 4.5V).
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin. In this case the internal sampling capacitance C_{ADC} will be charged out of this external capacitance.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current I_{IL} (static current before the sampling switch) or the analog input leakage current I_{AIN} (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current I_{IL} cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVRL| becomes smaller.

6. Alarm Comparator

(T_A = -40 $^{\circ}$ C to +125 $^{\circ}$ C, Vcc = AVcc = 3.0V - 5.5V, Vss = AVss = 0V)

Donomotor	Cumahad	Pin	Value				Domonico
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks
	I A5ALMF		-	25	45	μΑ	Alarm comparator enabled in fast mode (one channel)
Power supply current	I A5ALMS	AVcc	-	7	13	μА	Alarm comparator enabled in slow mode (one channel)
	I A5ALMH		-	-	5	μА	Alarm comparator disabled
ALARM pin input cur-	lalin		-1	-	+1	μΑ	T _A = 25 °C
rent	IALIN		-3	-	+3	μΑ	T _A = 125 °C
ALARM pin input volt- age range	Valin		0	-	AVcc	٧	
External low threshold high->low transition	VEVTL(H->L)		0.36 * AVcc -0.25	0.36*AVcc -0.1	-	V	
External low threshold low->high transition	VEVTL(L->H)		-	0.36*AVcc +0.1	0.36 * AVcc +0.25	V	INTREE O
External high threshold high->low transition	VEVTH(H->L)		0.78 * AVcc -0.25	0.78*AVcc -0.1	-	V	INTREF = 0
External high threshold low->high transition	VEVTH(L->H)			0.78*AVcc +0.1	0.78 * AVcc +0.25	V	
Internal low threshold high->low transition	VIVTL(H->L)	ALARMO,	0.9	1.1	-	٧	
Internal low threshold low->high transition	VIVTL(L->H)	ALARM1	-	1.3	1.55	٧	INTREF = 1
Internal high threshold high->low transition	VIVTH(H->L)		2.2	2.4	-	V	INTREF = I
Internal high threshold low->high transition	VIVTH(L->H)		-	2.6	2.85	٧	
Switching hysteresis	V _{HYS}		50	-	300	mV	
Comparison time	t COMPF	1	-	0.1	1	μs	CMD = 1 (fast)
Companson ume	t comps		-	1	10	μs	CMD = 0 (slow)
Power-up stabilization time after enabling alarm comparator	t PD		-	1	10	ms	Threshold levels specified above are
Slow/Fast mode transition time	tсмD		-	100	500	μs	not guaranteed within this time



7. Low Voltage Detector characteristics

 $(T_A = -40 \, ^{\circ}C \text{ to } +125 \, ^{\circ}C, \, V_{cc} = AV_{cc} = 3.0V - 5.5V, \, V_{ss} = AV_{ss} = 0V)$

Parameter	meter Symbol Value		lue	Unit	Remarks
rarameter	Syllibol	Min	Max	Oilit	Remarks
Stabilization time	TLVDSTAB	-	75	μs	After power-up or change of detection level
Level 0	V _{DL0}	2.7	2.9	V	CILCR:LVL[3:0]="0000"
Level 1	V _{DL1}	2.9	3.1	V	CILCR:LVL[3:0]="0001"
Level 2	V _{DL2}	3.1	3.3	V	CILCR:LVL[3:0]="0010"
Level 3	V _{DL3}	3.5	3.75	V	CILCR:LVL[3:0]="0011"
Level 4	V _{DL4}	3.6	3.85	V	CILCR:LVL[3:0]="0100"
Level 5	V _{DL5}	3.7	3.95	V	CILCR:LVL[3:0]="0101"
Level 6	V _{DL6}	3.8	4.05	V	CILCR:LVL[3:0]="0110"
Level 7	V _{DL7}	3.9	4.15	V	CILCR:LVL[3:0]="0111"
Level 8	V _{DL8}	4.0	4.25	V	CILCR:LVL[3:0]="1000"
Level 9	V _{DL9}	4.1	4.35	V	CILCR:LVL[3:0]="1001"
Level 10	V _{DL10}	not i	used		
Level 11	V _{DL11}	not i	used		
Level 12	V _{DL12}	not used			
Level 13	V _{DL13}	not used			
Level 14	V _{DL14}	not (not used		
Level 15	V _{DL15}	not u	used		


CILCR:LVL[3:0] are the low voltage detector level select bits of the CILCR register.

For correct detection, the slope of the voltage level must satisfy $\left|\frac{dV}{dt}\right| \leq 0.004 \frac{V}{\mu s}$. Faster variations are regarded as noise and may not be detected.

The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of "Level 0" (VDLO_MIN). The electrical characteristics however are only valid in the specified range (usually down to 3.0V).

Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.



8. FLASH memory program/erase characteristics

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, DV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V)$

Parameter	Value			Unit	Remarks	
Farameter	Min Typ Max		Onit			
Sector erase time	-	0.9	3.6	s	Without erasure pre-program- ming time	
Chip erase time	-	n*0.9	n*3.6	S	Without erasure pre-program- ming time (n is the number of Flash sector of the device)	
Word (16-bit width) programming time	-	23	370	us	Without overhead time for sub- mitting write command	
Program/Erase cycle	10 000	-	-	cycle		
Flash data retention time	20	-	-	year	*1	

^{*1:} This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)

■ EXAMPLE CHARACTERISTICS

1. Temperature dependency of power supply currents

The following diagrams show the current consumption of samples with typical wafer process parameters in different operation modes.

Common condition for all operation modes:

- $V_{CC} = AV_{CC} = 5.0V$
- Main clock = 4MHz external clock
- Sub clock = 32kHz external clock

Operation mode details:


Mode name	Details
PLL Run 56	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = 56MHz • f _{CLKP2} = 28MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • 2 Flash/ROM wait states (MTCRA=233A _H) • RC oscillator and Sub oscillator stopped
PLL Run 48	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 96MHz • f _{CLKB} = f _{CLKP1} = 48MHz • f _{CLKP2} = 24MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • 1 Flash/ROM wait states (MTCRA=6B09 _H) • RC oscillator and Sub oscillator stopped
PLL Run 40	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 80MHz • f _{CLKB} = f _{CLKP1} = 40MHz • f _{CLKP2} = 20MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • 1 Flash/ROM wait states (MTCRA=6B09 _H) • RC oscillator and Sub oscillator stopped
PLL Run 36	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 72MHz • f _{CLKB} = f _{CLKP1} = 36MHz • f _{CLKP2} = 18MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • 1 Flash/ROM wait states (MTCRA=6B09 _H) • RC oscillator and Sub oscillator stopped

Mode name	Details
PLL Run 24	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 48MHz • f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 24MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) • 0 Flash/ROM wait states (MTCRA=2208 _H) • RC oscillator and Sub oscillator stopped
Main Run	Main Run mode current I _{CCMAIN} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 4MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) • 1 Flash/ROM wait states (MTCRA=0239 _H) • PLL, RC oscillator and Sub oscillator stopped
RC Run 2M	RC Run mode current I _{CCRCH} with the following settings: RC oscillator set to 2MHz (CKFCR:RCFS = 1) f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 2MHz Regulator in High Power Mode Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) 1 Flash/ROM wait states (MTCRA=0239 _H) PLL, Main oscillator and Sub oscillator stopped
RC Run 100k	RC Run mode current I _{CCRCL} with the following settings: RC oscillator set to 100kHz (CKFCR:RCFS = 0) f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 100kHz Regulator in Low Power Mode A (SMCR:LPMS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) 1 Flash/ROM wait states (MTCRA=0239 _H) PLL, Main oscillator and Sub oscillator stopped
Sub Run	Sub Run mode current I _{CCSUB} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 32kHz • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) • 1 Flash/ROM wait states (MTCRA=0239 _H) • PLL, RC oscillator and Main oscillator stopped
PLL Sleep 56	 PLL Sleep mode current I_{CCSPLL} with the following settings: f_{CLKS1} = f_{CLKS2} = f_{CLKP1} = 56MHz f_{CLKP2} = 28MHz Regulator in High Power Mode Core voltage at 1.9V (VRCR:HPM[1:0] = 11_B) RC oscillator and Sub oscillator stopped


Mode name	Details
PLL Sleep 48	PLL Sleep mode current I _{CCSPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 96MHz • f _{CLKP1} = 48MHz • f _{CLKP2} = 24MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • RC oscillator and Sub oscillator stopped
PLL Sleep 40	PLL Sleep mode current I _{CCSPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 80MHz • f _{CLKP1} = 40MHz • f _{CLKP2} = 20MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • RC oscillator and Sub oscillator stopped
PLL Sleep 36	PLL Sleep mode current I _{CCSPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 72MHz • f _{CLKP1} = 36MHz • f _{CLKP2} = 18MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • RC oscillator and Sub oscillator stopped
PLL Sleep 24	PLL Sleep mode current I _{CCSPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 48MHz • f _{CLKP1} = f _{CLKP2} = 24MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) • RC oscillator and Sub oscillator stopped
Main Sleep	Main Sleep mode current I _{CCSMAIN} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKP1} = f _{CLKP2} = 4MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) • PLL, RC oscillator and Sub oscillator stopped
RC Sleep 2M	RC Sleep mode current I _{CCSRCH} with the following settings: RC oscillator set to 2MHz (CKFCR:RCFS = 1) f _{CLKS1} = f _{CLKS2} = f _{CLKP1} = f _{CLKP2} = 2MHz Regulator in High Power Mode Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) PLL, Main oscillator and Sub oscillator stopped
RC Sleep 100k	RC Sleep mode current I _{CCSRCL} with the following settings: RC oscillator set to 100kHz (CKFCR:RCFS = 0) f _{CLKS1} = f _{CLKS2} = f _{CLKP1} = f _{CLKP2} = 100kHz Regulator in Low Power Mode A (SMCR:LPMSS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) PLL, Main oscillator and Sub oscillator stopped

Mode name	Details
Sub Sleep	Sub Sleep mode current I _{CCSSUB} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKP1} = f _{CLKP2} = 32kHz • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) • PLL, RC oscillator and Main oscillator stopped
PLL Timer 48	 PLL Timer mode current I_{CCTPLL} with the following settings: f_{CLKS1} = f_{CLKS2} = 48MHz Regulator in High Power Mode Core voltage at 1.8V (VRCR:HPM[1:0] = 10_B) RC oscillator and Sub oscillator stopped
Main Timer	 Main Timer mode current I_{CCTMAIN} with the following settings: f_{CLKS1} = f_{CLKS2} = 4MHz Regulator in Low Power Mode A (SMCR:LPMSS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110_B) PLL, RC oscillator and Sub oscillator stopped
RC Timer 2M	RC Timer mode current I _{CCTRCH} with the following settings: RC oscillator set to 2MHz (CKFCR:RCFS = 1) f _{CLKS1} = f _{CLKS2} = 2MHz Regulator in Low Power Mode A (SMCR:LPMSS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) PLL, Main oscillator and Sub oscillator stopped
RC Timer 100k	RC Timer mode current I _{CCTRCL} with the following settings: RC oscillator set to 100kHz (CKFCR:RCFS = 0) f _{CLKS1} = f _{CLKS2} = 100kHz Regulator in Low Power Mode A (SMCR:LPMSS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) PLL, Main oscillator and Sub oscillator stopped
Sub Timer	Sub Timer mode current I _{CCTSUB} with the following settings: • f _{CLKS1} = f _{CLKS2} = 32kHz • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) • PLL, RC oscillator and Main oscillator stopped
Stop 1.8V	Stop mode current I _{CCH} with the following settings: Regulator in Low Power Mode B (by hardware) Core voltage at 1.8V (VRCR:LPMB[2:0] = 110 _B)
Stop 1.2V	Stop mode current I _{CCH} with the following settings: Regulator in Low Power Mode B (by hardware) Core voltage at 1.2V (VRCR:LPMB[2:0] = 000 _B)


MB96384/385 PLL Run and Sleep mode currents




MB96384/385 operation modes with medium currents




MB96384/385 Low power mode currents




MB96F385 PLL Run and Sleep mode currents




MB96F385 operation modes with medium currents




MB96F385 Low power mode currents




MB96F386/F387 PLL Run and Sleep mode currents




MB96F386/F387 operation modes with medium currents




MB96F386/F387 Low power mode currents




MB96F388/F389 PLL Run and Sleep mode currents



MB96F388/F389 operation modes with medium currents



MB96F388/F389 Low power mode currents




2. Frequency dependency of power supply currents in PLL Run mode

The following diagrams show the current consumption of samples with typical wafer process parameters in PLL Run mode at different frequencies and Flash timing settings.


Measurement conditions:

- $V_{CC} = AV_{CC} = 5.0V$
- Ta = 25°C
- f_{CLKS1} = f_{CLKB} or f_{CLKS1} = 2*f_{CLKB} as described in diagram
- f_{CLKS2} = f_{CLKS1}
- f_{CLKP1} = f_{CLKB}
- f_{CLKP2} = f_{CLKB}/2
- Core voltage at 1.8V (VRCR:HPM[1:0] = 10_B) or 1.9V (VRCR:HPM[1:0] = 11_B) as described in diagram
- Main clock = 4MHz external clock
- Flash memory timing settings:
 - MTCRA=2128_H/2208_H (0 Flash wait states, f_{CLKS1} = 2*f_{CLKB})
 - MTCRA=0239_H/2129_H (1 Flash wait state, f_{CLKS1} = f_{CLKB})
 - MTCRA= $4C09_H/6B09_H$ (1 Flash wait state, $f_{CLKS1} = 2*f_{CLKB}$)
 - MTCRA=233A_H (2 Flash wait states, $f_{CLKS1} = f_{CLKB}$)
- Average Flash access rate (number of read accesses to the Flash per CLKB clock cycle, no buffer hit):
 - 0 Flash wait states: 0.5
 - 1 Flash wait states: 0.33
 - 2 Flash wait states: 0.25


MB96F385 PLL Run mode currents



MB96F386/F387 PLL Run mode currents




MB96F388/F389 PLL Run mode currents



■ PACKAGE DIMENSION MB96(F)38x LQFP 120P

120-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	16.0 × 16.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.88 g
(FPT-120P-M21)	Code (Reference)	P-LFQFP120-16×16-0.50



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

124

■ ORDERING INFORMATION

Part number	Flash/ROM	Subclock	Persistent Low Volt- age Reset	Package
MB96384YSC PMC-GSE2*1		No	Yes	
MB96384RSC PMC-GSE2*1	ROM (128KB)	INO	No	120 pin Plastic LQFP
MB96384YWC PMC-GSE2 *1	KOW (120KB)	Yes	Yes	(FPT-120P-M21)
MB96384RWC PMC-GSE2 ^{*1}		163	No	
MB96385YSC PMC-GSE2*1		No	Yes	
MB96385RSC PMC-GSE2*1	ROM (160KB)	INO	No	120 pin Plastic LQFP
MB96385YWC PMC-GSE2*1	KOW (TOOKB)	Yes	Yes	(FPT-120P-M21)
MB96385RWC PMC-GSE2*1		165	No	
MB96F385YSB PMC-GSE2*1		No	Yes	
MB96F385RSB PMC-GSE2*1	Floob A (160KB)	INO	No	120 pin Plastic LQFP
MB96F385YWB PMC-GSE2*1	Flash A (160KB)	Voc	Yes	(FPT-120P-M21)
MB96F385RWB PMC-GSE2*1		Yes	No	
MB96F386YSB PMC-GSE2		No	Yes	
MB96F386RSB PMC-GSE2	Floob A (200KB)	INO	No	120 pin Plastic LQFP
MB96F386YWB PMC-GSE2	Flash A (288KB)	Yes	Yes	(FPT-120P-M21)
MB96F386RWB PMC-GSE2		165	No	
MB96F387YSB PMC-GSE2		No	Yes	
MB96F387RSB PMC-GSE2	Floob A (416KB)	INO	No	120 pin Plastic LQFP
MB96F387YWB PMC-GSE2	Flash A (416KB)	Yes	Yes	(FPT-120P-M21)
MB96F387RWB PMC-GSE2		165	No	
MB96F386YSC PMC-GSE2*1		No	Yes	
MB96F386RSC PMC-GSE2*1	Floob A (200KB)	INO	No	20 pin Plastic LQFP
MB96F386YWC PMC-GSE2*1	Flash A (288KB)	Voc	Yes	(FPT-120P-M21)
MB96F386RWC PMC-GSE2*1		Yes	No	
MB96F387YSC PMC-GSE2*1		No	Yes	
MB96F387RSC PMC-GSE2*1		No	No	120 pin Plastic LQFP
MB96F387YWC PMC-GSE2*1	Flash A (416KB)	Vaa	Yes	(FPT-120P-M21)
MB96F387RWC PMC-GSE2*1		Yes	No	
MB96F388TSB PMC-GSE2*1		Na	Yes	
MB96F388HSB PMC-GSE2*1	Flash A (544KB)	No	No	120 pin Plastic LQFP
MB96F388TWB PMC-GSE2*1	Flash B (32KB)	Vaa	Yes	(FPT-120P-M21)
MB96F388HWB PMC-GSE2*1		Yes	No	

Part number	Flash/ROM	Subclock	Persistent Low Volt- age Reset	Package
MB96F389YSB PMC-GSE2*1		No	Yes	
MB96F389RSB PMC-GSE2*1	Flash A (544KB)	INO	No	120 pin Plastic LQFP
MB96F389YWB PMC-GSE2*1	Flash B (288kB)	Yes	Yes	(FPT-120P-M21)
MB96F389RWB PMC-GSE2*1		162	No	
MB96V300BRB-ES (for evaluation)	Emulated by ext. RAM	Yes	No	416 pin Plastic BGA (BGA-416P-M02)

^{*1:} These devices are under development and specification is preliminary. These products under development may change its specification without notice.

This datasheet is also valid for the following outdated devices:

MB96384YSB, MB96384RSB, MB96384YWB, MB96384RWB, MB96385YSB, MB96385RSB, MB96385YWB, MB96385RWB, MB96F385YSA, MB96F385RSA, MB96F385YWA, MB96F385RWA, MB96F386YSA, MB96F386RSA, MB96F386YWA, MB96F386RWA, MB96F387YSA, MB96F387RSA, MB96F387YWA, MB96F388TSA, MB96F388HSA, MB96F388TWA, MB96F388HWA, MB96F389YSA, MB96F389RSA, MB96F389YWA, MB96F389RWA.

■ REVISION HISTORY

Revision	Date	Modification
Prelim 1	2007-05-2	Creation
Prelim 2	2007-05-24	Electrical characteristics and memory description updates
Prelim 3	2007-08-09	Typo errors corrections, Flash memory programming interface update
Prelim 4	2007-08-31	Update of DC characteristics. new MB96F388 and MB96F389 added. LVD chapter added as well as an example characteristics chapter
Prelim 5	2007-09-06	Updates of the DC characteristics, interrupt vector table update, update of the LVD characteristics
Prelim 6	2007-11-14	Memory map for external bus modified. Modifications of the drawing of the pin circuits. Electrical characteristics updates. Rephrasing and typos corrections. Add Slew rate high current outputs chapter. Modification of the block diagram. Memory map modified for Flash. RAM memory map added. Pin circuit type corrected. Type L IO is now included.
Prelim 7	2007-12-12	Memory IO map modified New Flash/ROM configuration presentation Ordering information: MB96300B used as reference. Block diagram modified to included relocated pins. Main Flash becomes Flash memory A and Satellite flash becomes Flash memory B

Revision	Date	Modification
Prelim 8	2008-02-04	 Devices under development added: MB96384/385/F385/F388/F389 Block diagram corrected (existing resource pins) Pin assignment: TTG8 -> TTG7 Pin function table corrected I/O circuit type diagrams corrected Memory map cleaned up "Flash sector configuration" replaced by corrected "User ROM Memory map for Flash devices", "ROM configuration" replaced by "User ROM Memory map for Mask ROM devices" IO map table regenerated: - Port register: Naming style corrected - Memory control registers renamed (Main/Sat -> A/B) - addresses after 000BFFh removed Absolute maximum ratings: Pd and Ta specified more precisely Run and Sleep mode currents: more conditions added (1WS settings) Run mode current spec in 48/24MHz mode corrected Maximum CLKP2 frequency for MB96F386/F387 corrected High current port input capacitance added External bus timings: missing conditions added and readability improved Alarm comparator spec updated (transition voltages defined) MB96V300A removed Ordering information updated Typos and formatting corrected

Revision	Date	Modification
9	2009-01-09	 Format adjusted to official Fujitsu Microelectronics datasheet standard (mainly style changes and official notes and disclaimer added) Numbering of Electrical Characteristics subchapters automated Note about devices under development modified I/O map: Note added about reserved addresses Serial programming interface: Note about handshaking pins improved ICCPLL for CLKS1/2=80MHz, CLKB=40MHz (F388/F389) increased by 5mA ICCSPLL for CLKS1/2=80MHz, CLKB=40MHz (F388/F389) increased by 0.8mA (typ) and 1.3mA (max) Updated ordering information: MB96384/385**A -> MB96384/385**B Package code of MB96V300 corrected in ordering information Internal LCD divider resistance value corrected: Typ 35kOhm -> 40kOhm, Max 50kOhm -> 65kOhm Run and Sleep mode currents of ROM devices (MB96384/385) reduced Added voltage condition to pull-up resistance and LCD divide resistance spec Lineup: Term "Data Flash" replaced by "independent 32KB Flash" Ordering information: column "Independent 32KB Data Flash" replaced by new column "Flash/ROM", column "Remarks" removed Official package dimension drawing with additional notes added Empty pages removed MB96384/385 and MB96F385/F388/F389 separated in DC spec and currents of these devices adjusted according to first evaluation results Alarm comparator: Power supply current max values increased, comparison time reduced, mode transition time and power-up stabilization time newly added Handling devices: Notes added about Serial communication and about using ceramic resonators. Feature list and AC Characteristics: 16MHz maximum frequency is valid for crystal oscillators. For resonators, maximum frequency depends on Q-factor AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz VOL3 spec improved: spec valid for 3mA load for full Vcc range C-Pin cap spec updated: 4.7uF-10uF capacitor with to

Revision	Date	Modification
10	2010-06-25	 AD converter IAIN spec improved: 1uA valid up to 105deg, 1.2uA above 105deg Note added that PLL phase jitter spec does not include jitter coming from Main clock Alarm comparator: Maximum power-up stabilization time increased to 10ms Note added in DC characteristics how to select driving strength of ports I2C AC spec updated: tof, Cb and tSP spec added, wrong footnotes and Condition removed I/O Circuit type: Note added for type "N" (slew rate control according to I2C spec) Example characteristics updated, new figures added showing dependency of PLL Run mode current on frequency Updated Power Supply current spec in Run/Sleep/Timer/Stop modes (new spec items in PLL Run/Sleep mode, small adjustment of most other values) Package dimension: Added the following sentence under the figure: "Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/" AD converter: Impact of input pin capacitance and external capacitance added to formula for calculation of the sampling time Added specification of RC clock stabilization time Feature description I2C: '8-bit addressing' corrected to '7-bit addressing' Feature description PPG: 'Reload timer overflow as clock input' corrected to 'Reload timer underflow as clock input' Company name updated on the cover page: Fujitsu Microelectronics Limited -> Fujitsu Semiconductor Limited Ordering information: MB96384/385**B -> MB96384/385**C, MB96F385/F388/F389**A -> MB96F385/F388/F389**B, added devices under development MB96F386**C and MB96F387**C



FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department

