#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (V <sub>DD</sub> to V <sub>SS</sub> )	
Voltage Inputs (IN+, IN- to VSS)	
Differential Input Voltage (IN+ to IN-)	+6.6V
Output Short-Circuit	
Duration	2s to Either VDD or VSS
Current into Any Pin	20mA
Continuous Power Dissipation ( $T_A = +7$	0°C)
5-Pin SC70 (derate 3.1mW/°C above	+70°C)247mW
5-Pin SOT23 (derate 7.1mW/°C above	e +70°C)571mW
6-Pin SC70 (derate 3.1mW/°C above	+70°C)245mW
6-Pin SOT23 (derate 8.7mW/°C above	

8-Pin SOT23 (derate 9.1mW/°C above +70°C)72	27mW
8-Pin μMAX (derate 4.5mW/°C above +70°C)36	62mW
8-Pin SO (derate 5.88mW/°C above +70°C)4	71mW
14-Pin TSSOP (derate 9.1mW/°C above +70°C)72	27mW
14-Pin SO (derate 8.33mW/°C above +70°C)66	67mW
Operating Temperature Range	
Automotive Application40°C to +	125°C
Junction Temperature+	150°C
Storage Temperature Range65°C to +	150°C
Lead Temperature (soldering, 10s)+	300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +5V, V_{SS} = 0, V_{CM} = 0, V_{\overline{SHDN}} = +5V \text{ (Note 1)}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.)}$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	$V_{DD}$	Guaranteed by PSRR test	2.5		5.5	V
Supply Current per Comparator	I <sub>DD</sub>			35	55	μΑ
Supply Current in Shutdown		VSHDN = 0 (Note 1)		0.05	1	μΑ
Shutdown Input Bias Current		VSHDN = 0 to VDD (Note 1)		0.1	2.5	μΑ
Shutdown Logic High		(Note 1)	$0.7 \times V_{DD}$			V
Shutdown Logic Low		(Note 1)			$0.3 \times V_{DD}$	V
Input Offset Voltage	Vos	(Note 3)		±1	±5	mV
Input Offset Voltage Temperature Coefficient	TCVos			±1		μV/°C
Hysteresis		(Note 4)		4		mV
Input Bias Current	I <sub>BIAS</sub>			8	80	nA
Input Offset Current	los			±2	±60	nA
Common-Mode Voltage Range	V <sub>CM</sub>	Guaranteed by CMRR test	V <sub>SS</sub>		V <sub>DD</sub> - 1.1	V
Common-Mode Rejection Ratio	CMRR	$V_{SS} \le V_{CM} \le (V_{DD} - 1.1V), V_{DD} = +5.5V$	72	100		dB
Power-Supply Rejection Ratio	PSRR	$V_{DD} = +2.5V$ to $+5.5V$	72	100		dB

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +5V, V_{SS} = 0, V_{CM} = 0, V_{\overline{SHDN}} = +5V \text{ (Note 1)}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C}$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
	V <sub>OL</sub> , V <sub>OH</sub>	V <sub>OH</sub> = V <sub>DD</sub> - V <sub>OUT</sub> ,	ISOURCE = 10µA		2		mV
		$(V_{IN+} - V_{IN-}) \ge 20 \text{mV}$	ISOURCE = 4mA		165	400	
Output Voltage-Swing		$V_{OL} = V_{OUT} - V_{SS},$ $(V_{IN-} - V_{IN+}) \ge 20 \text{mV}$	I <sub>SINK</sub> = 10µA		2		
			I <sub>SINK</sub> = 4mA		165	400	
Output Short-Circuit Current	I <sub>SC</sub>				45		mA
Shutdown Mode Output Leakage		$V_{\overline{SHDN}} \le (0.3 \times V_{DD}), V_{DD}$ (Note 1)		±0.01	±3.5	μΑ	
Dragagation Daloy	t <sub>PD+</sub> , t <sub>PD-</sub>	$R_L = 10k\Omega$ ,	$V_{OD} = 10 \text{mV}$		228		
Propagation Delay		C <sub>L</sub> = 15pF (Note 5)	$V_{OD} = 100 \text{mV}$		188		ns
Rise/Fall-Time	t <sub>R</sub> , t <sub>F</sub>	$V_{DD} = +5V$ , $R_{L} = 10k\Omega$ , $C_{L} = 15pF$ (Note 6)			20		ns
Shutdown Delay Time ON/OFF		(Note 1)			40		ns
Shutdown Delay Time OFF/ON		(Note 1)			400		ns
Power-On Time		$R_L = 10k\Omega$ , $C_L = 15pF$			200		ns
Maximum Capacitive Load	CL	No sustained oscillation		150		pF	

Note 1: MAX9030 only.

Note 2: All devices are production tested at +25°C. All temperature limits are guaranteed by design.

Note 3: Comparator Input Offset is defined as the center of the hysteresis zone.


Note 4: Hysteresis is defined as the difference of the trip points required to change comparator output states.


Note 5: Vop is the overdrive that is beyond the offset and hysteresis-determined trip points.


Note 6: Rise and fall times are measured between 10% and 90% at OUT.

## **Typical Operating Characteristics**

 $(V_{DD} = +5V, V_{SS} = 0, V_{CM} = 0, R_L = 10k\Omega, C_L = 15pF, V_{OD} = 100mV, T_A = +25^{\circ}C, unless otherwise noted.)$ 








MIXIM

#### **Typical Operating Characteristics (continued)**


 $(V_{DD} = +5V, V_{SS} = 0, V_{CM} = 0, R_L = 10k\Omega, C_L = 15pF, V_{OD} = 100mV, T_A = +25^{\circ}C, unless otherwise noted.)$ 





4 \_\_\_\_\_\_ /N/1X|/VI


## **Typical Operating Characteristics (continued)**


 $(V_{DD} = +5V, V_{SS} = 0, V_{CM} = 0, R_L = 10k\Omega, C_L = 15pF, V_{OD} = 100mV, T_A = +25^{\circ}C, unless otherwise noted.)$ 













SINUSOID 1MHz RESPONSE AT 1.25MHz  $V_{OD} = 10mV$ 





NIXIN

#### **Pin Description**

PIN							
MAX9030	MAX9031	MAX9032	MAX9034	NAME	FUNCTION		
1	1	_	_	IN+	Comparator Noninverting Input		
2	2	4	11	V <sub>SS</sub>	Negative Supply Voltage. Bypass with a 0.1µF capacitor.		
3	3	_	_	IN-	Comparator Inverting Input		
4	4	_	_	OUT	Comparator Output		
5	_	_	_	SHDN	Shutdown		
6	5	8	4	V <sub>DD</sub>	Positive Supply Voltage. Bypass with a 0.1µF capacitor.		
_	_	1	1	OUTA	Comparator A Output		
_	_	2	2	INA-	Comparator A Inverting Input		
_	_	3	3	INA+	Comparator A Noninverting Input		
_	_	5	5	INB+	Comparator B Noninverting Input		
_	_	6	6	INB-	Comparator B Inverting Input		
_	_	7	7	OUTB	Comparator B Output		
_	_	_	8	OUTC	Comparator C Output		
_	_	_	9	INC-	Comparator C Inverting Input		
_	_	_	10	INC+	Comparator C Noninverting Input		
_	_	_	12	IND+	Comparator D Noninverting Input		
_	_	_	13	IND-	Comparator D Inverting Input		
_	_	_	14	OUTD	Comparator D Output		

#### **Detailed Description**

The MAX9030/MAX9031/MAX9032/MAX9034 are single/dual/quad low-cost comparators. They have an operating supply voltage from +2.5V to +5.5V when operating from a single supply and from ±1.25V to ±2.75V when operating from dual power supplies, and consume only 35µA. Their common-mode input voltage range extends from the negative supply to within 1.1V of the positive supply. Internal hysteresis ensures clean output switching, even with slow-moving input signals.

#### **Shutdown Mode**

The MAX9030 comparator comes with a power-saving shutdown mode. When in shutdown, the supply current drops from a typical  $35\mu \underline{A}$  to  $0.05\mu A$ , and the outputs become high impedance.  $\overline{SHDN}$  has a high input impedance and typically draws  $0.1\mu A$  when connected to Vss or Vpd. A maximum logic low voltage of  $0.3V \times Vpd$ 

applied to  $\overline{SHDN}$  places the device in the shutdown mode. A minimum logic high voltage of  $0.7V \times V_{DD}$  applied to  $\overline{SHDN}$  will enable normal operation. To disable shutdown, connect  $\overline{SHDN}$  to  $\overline{V_{DD}}$ .

## **Applications Information**

#### **Adding Hysteresis**

Hysteresis extends the comparator's noise margin by increasing the upper threshold and decreasing the lower threshold. A voltage-divider from the output of the comparator sets the trip voltage. Therefore, the trip voltage is related to the output voltage.

These comparators have 4mV internal hysteresis. Additional hysteresis can be generated with two resistors using positive feedback (Figure 1). Use the following procedure to calculate resistor values:




Figure 1. Additional Hysteresis

 Find the trip points of the comparator using these formulas:

$$V_{TH} = V_{REF} + [((V_{DD} - V_{REF})R2) / (R1 + R2)]$$
  
 $V_{TL} = V_{REF}(1 - (R2 / (R1 + R2))]$ 

where  $V_{TH}$  is the threshold voltage at which the comparator switches its output from high to low as  $V_{IN}$  rises above the trip point.  $V_{TL}$  is the threshold voltage at which the comparator switches its output from low to high as  $V_{IN}$  drops below the trip point.

2) The hysteresis band will be:

$$V_{HYS} = V_{TH} - V_{TL} = V_{DD}(R2 / (R1 + R2))$$

3) In this example, let  $V_{DD} = +5V$  and  $V_{RFF} = +2.5V$ .

$$V_{TH} = 2.5V + 2.5(R2 / (R1 + R2))V$$

and

$$V_{TL} = 2.5[1 - (R2 / (R1 + R2))]$$

- 4) Select R2. In this example, we will choose  $1k\Omega$ .
- 5) Select VHYS. In this example, we will choose 50mV.
- 6) Solve for R1.

$$V_{HYS} = V_{DD}(R2 / (R1 + R2))$$
  
0.050V = 5(1000\(\Omega/(R1 + 1000\(\Omega))\) V

where R1  $\approx$  100k $\Omega$ , V<sub>TH</sub> = 2.525V, and V<sub>TL</sub> = 2.475V.

The above-described design procedure assumes rail-to-rail output swing. If the output is significantly loaded, the results should be corrected.




Figure 2. Time Averaging of the Input Signal for Data Recovery

#### **Board Layout and Bypassing**

Use 100nF bypass as a starting point. Minimize signal trace lengths to reduce stray capacitance. Minimize the capacitive coupling between IN- and OUT. For slow-moving input signals (rise-time > 1ms), use a 1nF capacitor between IN+ and IN-.

#### **Biasing for Data Recovery**

Digital data is often embedded into a bandwidth and amplitude-limited analog path. Recovering the data can be difficult. Figure 2 compares the input signal to a time-averaged version of itself. This self-biases the threshold to the average input voltage for optimal noise margin. Even severe phase distortion is eliminated from the digital output signal. Be sure to choose R1 and C1 so that:

$$f_{CAR} >> 1/(2\pi R1C1)$$

where  $f_{\text{CAR}}$  is the fundamental carrier frequency of the digital data stream.

## **Typical Application Circuit**


# V<sub>IN</sub> V<sub>IN</sub> R1 V<sub>DD</sub> 0.1µF VDD OUT VREF IN MAX9031 RL MAX9031


## Chip Information

TRANSISTOR COUNT/MAX9030/MAX9031: 123

TRANSISTOR COUNT/MAX9032: 184
TRANSISTOR COUNT/MAX9034: 368


## Package Information






MIXIM

## Package Information (continued)



#### Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600\_

\_11