# Dual, 256-Tap, Nonvolatile, SPI-Interface, **Linear-Taper Digital Potentiometers**

### **Absolute Maximum Ratings**

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	)
16-Pin TQFN (derate 17.5mW/°C above +	+70°C)1398mW
14-Pin TSSOP (derate 9.1mW/°C above -	+70°C)727mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **DC Electrical Characteristics**

 $(V_{DD}$  = +2.7V to +5.25V,  $V_{H}$  =  $V_{DD}$ ,  $V_{L}$  = GND,  $T_{A}$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $V_{DD}$  = +5.0V,  $T_{A}$  = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC PERFORMANCE (Voltage-Div	ider Mode, Fi	igure 1)			-	
Resolution	N		256			Taps
Integral Nonlinearity	INL	(Note 2)			±1	LSB
Differential Nonlinearity	DNL	(Note 2)			±0.5	LSB
Dual-Code Matching		Register A = register B			2	LSB
End-to-End Resistor Tempco	TCR			35		ppm/°C
Ratiometric Resistor Tempco				5		ppm/°C
		MAX5487		3.5	6	
Full-Scale Error		MAX5488		-0.6	+1.2	LSB
		MAX5489		-0.3	+1.2	1
		MAX5487		3.5	6	
Zero-Scale Error		MAX5488		-0.6	1.5	LSB
		MAX5489		0.3	1	]
DC PERFORMANCE (Variable-Re	sistor Mode,	Figure 1)				
Resolution			256			Taps
Internal Namina suite (Nata 2)		V <sub>DD</sub> = 5.0V			±1.5	LOD
Integral Nonlinearity (Note 3)		V <sub>DD</sub> = 3.0V			±3	LSB
Differential New York (New York)		V <sub>DD</sub> = 5.0V			±1	1.00
Differential Nonlinearity (Note 3)		V <sub>DD</sub> = 3.0V			±1	LSB
DC PERFORMANCE (Resistor Ch	aracteristics	)				
Wines Desistance (Nets 4)		V <sub>DD</sub> = 5.0V		200	350	
Wiper Resistance (Note 4)	R <sub>W</sub>	V <sub>DD</sub> = 3.0V		325	675	Ω
Wiper Capacitance	C <sub>W</sub>			50		pF
		MAX5487	7.5	10	12.5	
End-to-End Resistance	R <sub>HL</sub>	MAX5488	37.5	50	62.5	kΩ
		MAX5489	75	100	125	1

# Dual, 256-Tap, Nonvolatile, SPI-Interface, Linear-Taper Digital Potentiometers

### **DC Electrical Characteristics (continued)**

 $(V_{DD}$  = +2.7V to +5.25V,  $V_H$  =  $V_{DD}$ ,  $V_L$  = GND,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $V_{DD}$  = +5.0V,  $T_A$  = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONI	MIN	TYP	MAX	UNITS	
DIGITAL INPUTS							
		V <sub>DD</sub> = 3.6V to 5.25V		2.4			
Input High Voltage (Note 5)	V <sub>IH</sub>	V <sub>DD</sub> = 2.7V to 3.6V		0.7 x V <sub>DD</sub>			V
Input Low Voltage	V <sub>IL</sub>	V <sub>DD</sub> = 2.7V to 5.25V	(Note 5)			0.8	V
Input Leakage Current	I <sub>IN</sub>					±1.0	μA
Input Capacitance	C <sub>IN</sub>				5.0		pF
AC PERFORMANCE						1	
Crosstalk		f <sub>H</sub> = 1kHz, L_ = GN (Note 6)	D, measurement at W_		-90		dB
			MAX5487		350	,	
-3dB Bandwidth	BW	Wiper at midscale C <sub>W</sub> = 10pF	MAX5488		90		kHz
			MAX5489		45		
Total Harmonic Distortion	THD	V <sub>H</sub> = 1V <sub>RMS</sub> at 1kH measurement at W_		0.02		%	
TIMING CHARACTERISTICS (Analo	og)						
Mr. a. O. Willer Tree		Code 0 to 127	MAX5487		0.5		
Wiper-Settling Time	t <sub>S</sub>	(Note 7)	MAX5488 MAX5489		0.75 1.5		μs
TIMING CHARACTERISTICS (Digita	al, Figure 2	, Note 8)	111111111111111111111111111111111111111		1.0		
SCLK Frequency						5	MHz
SCLK Clock Period	t <sub>CP</sub>			200			ns
SCLK Pulse-Width High	t <sub>CH</sub>			80			ns
SCLK Pulse-Width Low	t <sub>CL</sub>			80		,	ns
CS Fall to SCLK Rise Setup	tcss			80			ns
SCLK Rise to CS Rise Hold	tcsH			0			ns
DIN to SCLK Setup	t <sub>DS</sub>			50			ns
DIN Hold after SCLK	t <sub>DH</sub>			0			ns
SCLK Rise to CS Fall Delay	t <sub>CS0</sub>			20			ns
CS Rise to SCLK Rise Hold	t <sub>CS1</sub>			80			ns
CS Pulse-Width High	tcsw			200			ns
Write NV Register Busy Time	t <sub>BUSY</sub>					12	ms
Read NV Register Access Time	t <sub>ACC</sub>					1	μs
Write Wiper Register to Output Delay	t <sub>WO</sub>					1	μs
NONVOLATILE MEMORY RELIABII							
Data Retention		T <sub>A</sub> = +85°C			50		Years
Findings		T <sub>A</sub> = +25°C			200,000		Stores
Endurance		T <sub>A</sub> = +85°C			50,000		

# Dual, 256-Tap, Nonvolatile, SPI-Interface, **Linear-Taper Digital Potentiometers**

### **DC Electrical Characteristics (continued)**


 $(V_{DD} = +2.7 \text{V to } +5.25 \text{V}, V_{H} = V_{DD}, V_{L} = \text{GND}, T_{A} = -40 ^{\circ} \text{C}$  to  $+85 ^{\circ} \text{C}$ , unless otherwise noted. Typical values are at  $V_{DD} = +5.0 \text{V}$ ,  $T_A = +25$ °C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES					·	
Power-Supply Voltage	V <sub>DD</sub>		2.70		5.25	V
Supply Current	I <sub>DD</sub>	During write cycle only, digital inputs = V <sub>DD</sub> or GND			400	μA
Standby Current		Digital inputs = V <sub>DD</sub> or GND, T <sub>A</sub> = +25°C		0.5	1	μA

- Note 1: All devices are production tested at  $T_A$  = +85°C and are guaranteed by design and characterization for -40°C <  $T_A$  <
- Note 2: DNL and INL are measured with the potentiometer configured as a voltage-divider with H = VDD and L = 0. The wiper terminal is unloaded and measured with an ideal voltmeter.
- Note 3: DNL and INL are measured with the potentiometer configured as a variable resistor. H\_ is unconnected and L\_ = 0. For  $V_{DD}$  = +5V, the wiper terminal is driven with a source current of 400μA for the 10kΩ configuration, 80μA for the 50kΩ configuration, and 40µA for the 100k $\Omega$  configuration. For V<sub>DD</sub> = +3V, the wiper terminal is driven with a source current of 200μA for the 10k $\Omega$  configuration, 40μA for the 50k $\Omega$  configuration, and 20μA for the 100k $\Omega$  configuration.
- Note 4: The wiper resistance is the worst value measured by injecting the currents given in Note 3 into W\_ with L\_ = GND. R<sub>W</sub> =
- Note 5: The device draws higher supply current when the digital inputs are driven with voltages between (VDD 0.5V) and (GND + 0.5V). See Supply Current vs. Digital Input Voltage in the Typical Operating Characteristics section.
- Note 6: Wiper at midscale with a 10pF load.
- Note 7: Wiper-settling time is the worst-case 0-to-50% rise time, measured between tap 0 and tap 127. H\_ = V<sub>DD</sub>, L\_ = GND, and the wiper terminal is unloaded and measured with a 10pF oscilloscope probe (see Tap-to-Tap Switching Transient in the Typical Operating Characteristics section).
- Note 8: Digital timing is guaranteed by design and characterization, and is not production tested.


# **Typical Operating Characteristics**

 $(V_{DD} = +5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$ 




### **Typical Operating Characteristics (continued)**

 $(V_{DD} = +5.0V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




### **Typical Operating Characteristics (continued)**

 $(V_{DD} = +5.0V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



# **Pin Configurations**



### **Pin Description**

PIN		NAME	FUNCTION						
TQFN	TSSOP	NAME	FUNCTION						
1	14	$V_{DD}$	Power Supply. Bypass V <sub>DD</sub> to GND with a 0.1µF capacitor as close to the device as possible.						
2	13	SCLK	Serial-Interface Clock Input						
3	12	DIN	Serial-Interface Data Input						
4	11	CS	Active-Low Chip-Select Digital Input						
5, 6, 9	7, 9, 10	N.C.	No Connection. Not internally connected.						
7	8	GND	Ground						
8, 16		I.C.	Internally connected to EP. Leave unconnected.						
10	6	LB	Low Terminal of Resistor B. The voltage at L can be greater than or less than the voltage at H. Current can flow into or out of L.						
11	5	WB	Wiper Terminal of Resistor B						
12	4	НВ	High Terminal of Resistor B. The voltage at H can be greater than or less than the voltage at L. Current can flow into or out of H.						
13	3	LA	Low Terminal of Resistor A. The voltage at L can be greater than or less than the voltage at H. Current can flow into or out of L.						
14	2	WA	Wiper Terminal of Resistor A						
15	1	НА	High Terminal of Resistor A. The voltage at H can be greater than or less than the voltage at L. Current can flow into or out of H.						
_	_	EP	Exposed Pad (TQFN only). Internally connected to pins 8 and 16. Leave unconnected.						

# Dual, 256-Tap, Nonvolatile, SPI-Interface, Linear-Taper Digital Potentiometers

### **Detailed Description**

The MAX5487/MAX5488/MAX5489 contain two resistor arrays, with 255 resistive elements each. The MAX5487 has an end-to-end resistance of  $10k\Omega$ , while the MAX5488 and MAX5489 have resistances of  $50k\Omega$  and  $100k\Omega$ , respectively. These devices allow access to the high, low, and wiper terminals on both potentiometers for a standard voltage-divider configuration. Connect the wiper to the high terminal, and connect the low terminal to ground, to make the device a variable resistor (see Figure 1).

A simple 3-wire serial interface programs either wiper directly to any of the 256 tap points. The nonvolatile memory stores the wiper position prior to power-down and recalls the wiper to the same point upon power-up or by using an interface command (see <u>Table 1</u>). The nonvolatile memory is guaranteed for 200,000 wiper store cycles and 50 years for wiper data retention.

#### **SPI Digital Interface**

These devices use a 3-wire SPI-compatible serial data interface (Figure 2 and Figure 3). This write-only interface contains three inputs: chip-select ( $\overline{CS}$ ), data clock (SCLK), and data in (DIN). Drive  $\overline{CS}$  low to enable the serial interface and clock data synchronously into the shift register on each SCLK rising edge.

The WRITE commands (C1, C0 = 00 or 01) require 16 clock cycles to clock in the command, address, and data (Figure 3a). The COPY commands (C1, C0 = 10, 11) can use either eight clock cycles to transfer only command and address bits (Figure 3b) or 16 clock cycles, with the device disregarding 8 data bits (Figure 3a).

After loading data into the shift register, drive  $\overline{\text{CS}}$  high to latch the data into the appropriate potentiometer control register and disable the serial interface. Keep  $\overline{\text{CS}}$  low during the entire serial data stream to avoid corruption of the data.

#### **Digital-Interface Format**

The data format consists of three elements: command bits, address bits, and data bits (see <u>Table 1</u> and <u>Figure 3</u>). The command bits (C1 and C0) indicate the action to be taken such as changing or storing the wiper position. The address bits (A1 and A0) specify which potentiometer the command affects and the 8 data bits (D7 to D0) specify the wiper position.




Figure 1. Voltage-Divider/Variable-Resistor Configurations

#### **Table 1. Register Map**

CLOCK EDGE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CLOCK EDGE	_		C1	C0	_	_	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Write Wiper Register A	0	0	0	0	0	0	0	1	D7	D6	D5	D4	D3	D2	D1	D0
Write Wiper Register B	0	0	0	0	0	0	1	0	D7	D6	D5	D4	D3	D2	D1	D0
Write NV Register A	0	0	0	1	0	0	0	1	D7	D6	D5	D4	D3	D2	D1	D0
Write NV Register B	0	0	0	1	0	0	1	0	D7	D6	D5	D4	D3	D2	D1	D0
Copy Wiper Register A to NV Register A	0	0	1	0	0	0	0	1	_	_	_	_	_	_	_	
Copy Wiper Register B to NV Register B	0	0	1	0	0	0	1	0	_	_	_	_	_	_	_	_
Copy Both Wiper Registers to NV Registers	0	0	1	0	0	0	1	1	_	_	_	_	_	_	_	_
Copy NV Register A to Wiper Register A	0	0	1	1	0	0	0	1	_	_	_	_	_	_		_
Copy NV Register B to Wiper Register B	0	0	1	1	0	0	1	0	_	_	_		_	_		_
Copy Both NV Registers to Wiper Registers	0	0	1	1	0	0	1	1	_	_	_	_	_	_	_	




Figure 2. Timing Diagram

#### Write-Wiper Register (Command 00)

Data written to the write-wiper registers (C1, C0 = 00) controls the wiper positions. The 8 data bits (D7 to D0) indicate the position of the wiper. For example, if DIN = 0000 0000, the wiper moves to the position closest to  $L_{-}$ . If DIN = 1111 1111, the wiper moves closest to  $H_{-}$ .

This command writes data to the volatile RAM, leaving the NV registers unchanged. When the device powers up, the data stored in the NV registers transfers to the volatile wiper register, moving the wiper to the stored position.

#### Write-NV Register (Command 01)

This command (C1, C0 = 01) stores the position of the wipers to the NV registers for use at power-up. Alternatively, the "copy wiper register to NV register" command can be used to store the position of the wipers to the NV registers. Writing to the NV registers does not affect the position of the wipers.

#### **Copy Wiper Register to NV Register (Command 10)**

This command (C1, C0 = 10) stores the current position of the wiper to the NV register, for use at power-up. This command may affect one potentiometer at a time,




Figure 3. Digital-Interface Format

# Dual, 256-Tap, Nonvolatile, SPI-Interface, **Linear-Taper Digital Potentiometers**

or both simultaneously, depending on the state of A1 and A0. Alternatively, the "write NV register" command can be used to store the current position of the wiper to the NV register.

#### **Copy NV Register to Wiper Register (Command 11)**

This command (C1, C0 = 11) restores the wiper position to the previously stored position in the NV register. This command may affect one potentiometer at a time, or both simultaneously, depending on the state of A1 and A0.

#### **Nonvolatile Memory**

The internal EEPROM consists of a nonvolatile register that retains the last stored value prior to power-down. The nonvolatile register is programmed to midscale at the factory. The nonvolatile memory is guaranteed for 200,000 wiper write cycles and 50 years for wiper data retention.

#### Power-Up

Upon power-up, these devices load the data stored in the nonvolatile wiper register into the volatile memory register, updating the wiper position with the data stored in the nonvolatile wiper register. This initialization period takes 5µs.




Figure 4. Positive LCD-Bias Control Using a Voltage-Divider




Figure 5. Positive LCD-Bias Control Using a Variable Resistor

#### Standby

The MAX5487/MAX5488/MAX5489 feature a lowpower standby mode. When the device is not being programmed, it enters into standby mode and supply current drops to 0.5µA (typ).

### **Applications Information**

The MAX5487/MAX5488/MAX5489 are ideal for circuits requiring digitally controlled adjustable resistance, such as LCD contrast control (where voltage biasing adjusts the display contrast), or for programmable filters with adjustable gain and/or cutoff frequency.

#### Positive LCD Bias Control

Figure 4 and Figure 5 show an application where the devices provide an adjustable, positive LCD-bias voltage. The op amp provides buffering and gain to the resistordivider network made by the potentiometer (Figure 4) or by a fixed resistor and a variable resistor (Figure 5).

### **Programmable Filter**

Figure 6 shows the MAX5487/MAX5488/MAX5489 in a 1st-order programmable-filter application. Adjust the gain of the filter with R<sub>2</sub>, and set the cutoff frequency with R<sub>3</sub>.

Use the following equations to calculate the gain (A) and the -3dB cutoff frequency (f<sub>C</sub>)




Figure 6. Programmable Filter




Figure 7. Adjustable Voltage Reference

$$A = 1 + \frac{R_1}{R_2}$$

$$f_C = \frac{1}{2\pi \times R_3 \times C}$$

### Adjustable Voltage Reference

Figure 7 shows the devices used as the feedback resistors in multiple adjustable voltage-reference applications. Independently adjust the output voltages of the MAX6160s from 1.23V to  $V_{\mbox{\footnotesize{IN}}}$  - 0.2V by changing the wiper positions of the MAX5487/MAX5488/MAX5489.

#### Offset Voltage and Gain Adjustment

Connect the high and low terminals of one potentiometer of a MAX5487/MAX5488/MAX5489 to the NULL inputs of a MAX410, and connect the wiper to the op amp's positive supply to nullify the offset voltage over the operating temperature range. Install the other potentiometer in the feedback path to adjust the gain of the MAX410 (see Figure 8).




Figure 8. Offset Voltage and Gain Adjustment

# Dual, 256-Tap, Nonvolatile, SPI-Interface, Linear-Taper Digital Potentiometers

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	END-TO-END RESISTANCE ( $k\Omega$ )	TOP MARK
MAX5487ETE+	-40°C to +85°C	16 TQFN-EP*	10	ABR
MAX5487EUD+	-40°C to +85°C	14 TSSOP	10	_
MAX5488ETE+	-40°C to +85°C	16 TQFN-EP*	50	ABS
MAX5488EUD+	-40°C to +85°C	14 TSSOP	50	_
MAX5489ETE+	-40°C to +85°C	16 TQFN-EP*	100	ABT
MAX5489EUD+	-40°C to +85°C	14 TSSOP	100	_
MAX5489ETE/V+	-40°C to +85°C	16 TQFN-EP*	100	AIE

<sup>\*</sup>EP = Exposed pad.

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 TQFN-EP	T1633F+3	<u>21-0036</u>	90-0033
14 TSSOP	U14+1	<u>21-0066</u>	90-0113

### **Chip Information**

PROCESS: BICMOS

www.maximintegrated.com Maxim Integrated | 13

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

N denotes an automotive qualified part.

# Dual, 256-Tap, Nonvolatile, SPI-Interface, **Linear-Taper Digital Potentiometers**

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
3	1/07	_	1, 8, 12, 15
4	4/10	Updated Ordering Information (added lead-free packaging and automotive qualified part, released TSSOP package), and updated Absolute Maximum Ratings	1, 2, 12

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.