ABSOLUTE MAXIMUM RATINGS

V+ to GND	0.3V to +36V
PGND to GND	+0.3V
V _L to GND	0.2\/ to + 6\/
BST3, BST5 to GND	
CSH3, CSH5 to GND	0.3V to +6V
FB3 to GND	
FB5 to GND	0.3V to (CSL5 +0.3V)
LX3 to BST3	6V to +0.3V
LX5 to BST5	6V to +0.3V
REF, SYNC, SEQ, STEER, SKIP,	
TIME/ON5, SECFB, RESET to GND	0.3V to (V _L + 0.3V)
V _{DD} to GND.	
RUN/ON3, SHDN to GND	0.3V to (V+ + 0.3V)
12OUT to GND	
DL3, DL5 to PGND	0.3V to (V _L + 0.3V)

DH3 to LX30.3V to (BST3 + 0.3V) DH5 to LX50.3V to (BST5 + 0.3V)
VL, REF Short to GND
12OUT Short to GNDContinuous
REF Current+5mA to -1mA
V _L Current+50mA
12OUT Current+200mA
V _{DD} Shunt Current+15mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
28-Pin SSOP (derate 9.52mW/°C above +70°C)762mW
32-Pin Thin QFN (derate 21.3mW/°C above +70°C)1702mW
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +160°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{+} = 15V, both PWMs on, SYNC = V_L, V_L load = 0, REF load = 0, \overline{SKIP} = 0, T_A = 0^{\circ}C to +85^{\circ}C$, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
MAIN SMPS CONTROLLERS		•			•	
Input Voltage Range		4.2		30.0	V	
3V Output Voltage in Adjustable Mode	V+ = 4.2V to 30V, CSH3 - CSL3 = 0, CSL3 tied to FB3	2.42	2.5	2.58	V	
3V Output Voltage in Fixed Mode	V+ = 4.2V to 30V, 0 < CSH3 - CSL3 < 80mV, FB3 = 0	3.20	3.39	3.47	V	
5V Output Voltage in Adjustable Mode	V+ = 4.2V to 30V, CSH5 - CSL5 = 0, CSL5 tied to FB5	2.42	2.5	2.58	V	
5V Output Voltage in Fixed Mode	V+ = 5.3V to 30V, 0 < CSH5 - CSL5 < 80mV, FB5 = 0	4.85	5.13	5.25	V	
Output Voltage Adjust Range	Either SMPS	REF		5.5	V	
Adjustable-Mode Threshold Voltage	Dual-mode comparator	0.5		1.1	V	
Load Regulation	Either SMPS, 0 < CSH CSL_ < 80mV		-2		%	
Line Regulation	Either SMPS, 5.2V < V+ < 30V		0.03		%/V	
Current Limit Threehold	CSH3 - CSL3 or CSH5 - CSL5	80	100	120		
Current-Limit Threshold	$\overline{\text{SKIP}} = \text{V}_{\text{L}} \text{ or } \text{V}_{\text{DD}} < 13 \text{V} \text{ or SECFB} < 2.44 \text{V}$	-50	-100	-150	mV	
Idle Mode Threshold	$\overline{\text{SKIP}} = 0$, not tested	10	25	40	mV	
Soft-Start Ramp Time	From enable to 95% full current limit with respect to fOSC (Note 1)		512		clks	
	$SYNC = V_L$	450	500	550		
Oscillator Frequency	SYNC = 0	283	333	383	- kHz	

ELECTRICAL CHARACTERISTICS (continued)

(V+ = 15V, both PWMs on, SYNC = V_L, V_L load = 0, REF load = 0, \overline{SKIP} = 0, **T_A** = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
	SYNC = VL	95	97		
Maximum Duty Factor	SYNC = 0 (Note 2)	96.5	98		%
SYNC Input High-Pulse Width	Not tested	200			ns
SYNC Input Low-Pulse Width	Not tested	200			ns
SYNC Rise/Fall Time	Not tested			200	ns
SYNC Input Frequency Range		400		583	kHz
Current-Sense Input Leakage Current	$V_{+} = V_{L} = 0,$ CSL3 = CSH3 = CSL5 = CSH5 = 5.5V		0.01	10	μΑ
FLYBACK CONTROLLER	· ·	•			
V _{DD} Regulation Threshold	Falling edge (Note 3)	13		14	V
SECFB Regulation Threshold	Falling edge (MAX1901/MAX1904)	2.44		2.60	V
DL Pulse Width	V _{DD} < 13V or SECFB < 2.44V		0.75		μs
V _{DD} Shunt Threshold	Rising edge, hysteresis = 1% (Note 3)	18		20	V
V _{DD} Shunt Sink Current	V _{DD} = 20V (Note 3)	10			mA
V _{DD} Leakage Current	V _{DD} = 5V, off mode (Notes 3, 4)			30	μA
12V LINEAR REGULATOR (Note 3)	· ·				
12OUT Output Voltage	13V < V _{DD} < 18V, 0 < I _{LOAD} < 120mA	11.65	12.10	12.50	V
12OUT Current Limit	12OUT forced to 11V, V _{DD} = 13V		150		mA
Quiescent V _{DD} Current	V _{DD} = 18V, run mode, no 12OUT load		50	100	μA
INTERNAL REGULATOR AND REFERENC	E				
Mr. Output Maltage	$\overline{SHDN} = V+$, RUN/ON3 = TIME/ON5 = 0,	4 7		C 1	V
V _L Output Voltage	$5.4V < V+ < 30V, 0mA < I_{LOAD} < 50mA$	4.7		5.1	V
V _L Undervoltage Lockout-Fault Threshold	Falling edge, hysteresis = 1%	3.5	3.6	3.7	V
V _L Switchover Threshold	Rising edge of CSL5, hysteresis = 1%	4.2	4.5	4.7	V
REF Output Voltage	No external load (Note 5)	2.45	2.5	2.55	V
	0 < I _{LOAD} < 50μA			12.5	
REF Load Regulation	0 < I _{LOAD} < 5mA			100.0	mV
REF Sink Current		10			μA
REF Fault-Lockout Voltage	Falling edge	1.8		2.4	V
V+ Operating Supply Current	VL switched over to CSL5, 5V SMPS on		5	50	μA
V+ Standby Supply Current	V+ = 5.5V to 30V, both SMPSs off, includes current into \overline{SHDN}		30	60	μA
V+ Standby Supply Current in Dropout	$V_{+} = 4.2V$ to 5.5V, both SMPSs off, includes current into SHDN		50	200	μA
V+ Shutdown Supply Current	$V + = 4.0V$ to 30V, $\overline{SHDN} = 0$		4	10	μA
Quiescent Power Consumption	Both SMPSs enabled, FB3 = FB5 = 0, (Note 3)		2.5	4	mW
adiocontri ovor opriodription	CSL3 = CSH3 = 3.5V, CSL5 = CSH5 = 5.3V MAX1901/MAX1904		1.5	4	



3

ELECTRICAL CHARACTERISTICS (continued)

(V+ = 15V, both PWMs on, SYNC = V_L, V_L load = 0, REF load = 0, \overline{SKIP} = 0, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	COND	CONDITIONS		ТҮР	MAX	UNITS
FAULT DETECTION (MAX1901/MAX1902)						
Overvoltage Trip Threshold	With respect to unload	ded output voltage	4	7	10	%
Overvoltage Fault Propagation Delay	CSL_ driven 2% above threshold	e overvoltage trip		1.5		μs
Output Undervoltage Threshold	With respect to unload	ded output voltage	60	70	80	%
Output Undervoltage Lockout Time	From each SMPS ena fosc	bled, with respect to	5,000	6,144	7,000	clks
Thermal-Shutdown Threshold	Typical hysteresis = 1	0°C		150		°C
RESET						
RESET Trip Threshold	With respect to unload falling edge; typical h		-7	-5.5	-4	%
RESET Propagation Delay	Falling edge, CSL_ dr trip threshold	Falling edge, CSL_ driven 2% below RESET trip threshold		1.5		μs
RESET Delay Time	With respect to fOSC		27,000	32,000	37,000	clks
INPUTS AND OUTPUTS						
Feedback-Input Leakage Current	FB3, FB5; SECFB = 2.	FB3, FB5; SECFB = 2.6V		1	50	nA
Logic Input-Low Voltage	RUN/ON3, <u>SKIP</u> , TIME SHDN, STEER, SYNC	$\frac{\text{RUN/ON3, }\overline{\text{SKIP}}, \text{TIME/ON5 (SEQ = REF),}}{\text{SHDN, STEER, SYNC}}$			0.6	V
Logic Input-High Voltage	RUN/ON3, SKIP, TIME SHDN, STEER, SYNC	RUN/ON3, SKIP, TIME/ON5 (SEQ = REF), SHDN, STEER, SYNC				V
Input Leakage Current	RUN/ON3, SKIP, TIME SHDN, STEER, SYNC,	E/ON5 (SEQ = REF), , SEQ; V _{PIN} = 0V or 3.3V			±1	μA
Logic Output-Low Voltage	RESET, I _{SINK} = 4mA				0.4	V
Logic Output-High Current	RESET = 3.5V		1			mA
TIME/ON5 Input Trip Level	SEQ = 0 or V_L		2.4		2.6	V
TIME/ON5 Source Current	TIME/ON5 = 0, SEQ =	TIME/ON5 = 0, SEQ = 0 or V_L		3	3.5	μA
TIME/ON5 On-Resistance	TIME/ON5; RUN/ON3	TIME/ON5; RUN/ON3 = 0, SEQ = 0 or V_L		15	80	Ω
Gate-Driver Sink/Source Current	DL3, DH3, DL5, DH5;	DL3, DH3, DL5, DH5; forced to 2V		1		А
Gate-Driver On-Resistance	High or low (Note 6)	SSOP package		1.5	1.5 7 Ω	
Gale-Diver OII-RESISTANCE		QFN package		1.5	8	52

ELECTRICAL CHARACTERISTICS

(V+ = 15V, both PWMs on, SYNC = VL, VL load = 0, REF load = 0, SKIP = 0, TA = -40°C to +85°C, unless otherwise noted.) (Note 7)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
MAIN SMPS CONTROLLERS	•	•				
Input Voltage Range		4.2		30.0	V	
3V Output Voltage in Adjustable Mode	V+ = 4.2V to 30V, CSH3 - CSL3 = 0, CSL3 tied to FB3	2.42		2.58	V	
3V Output Voltage in Fixed Mode	V+ = 4.2V to 30V, 0 < CSH3 - CSL3 < 80mV, FB3 = 0	3.20		3.47	V	
5V Output Voltage in Adjustable Mode	V+ = 4.2V to 30V, CSH5 - CSL5 = 0, CSL5 tied to FB5	2.42		2.58	V	
5V Output Voltage in Fixed Mode	V+ = 5.3V to 30V, 0 < CSH5 - CSL5 < 80mV, FB5 = 0	4.85		5.25	V	
Output Voltage Adjust Range	Either SMPS	REF		5.5	V	
Adjustable-Mode Threshold Voltage	Dual-mode comparator	0.5		1.1	V	
	CSH3 - CSL3 or CSH5 - CSL5	80		120		
Current-Limit Threshold	$\overline{\text{SKIP}}$ = V _L or V _{DD} < 13V or SECFB < 2.44V	-50		-150	mV	
	$SYNC = V_L$	450		550		
Oscillator Frequency	SYNC = 0	283		383	kHz	
Maximum Duty Faster	$SYNC = V_L$	95			0/	
Maximum Duty Factor	SYNC = 0 (Note 2)	97			%	
SYNC Input Frequency Range		400		583	kHz	
FLYBACK CONTROLLER						
V _{DD} Regulation Threshold	Falling edge (Note 3)	13		14	V	
SECFB Regulation Threshold	Falling edge (MAX1901/MAX1904)	2.44		2.60	V	
V _{DD} Shunt Threshold	Rising edge, hysteresis = 1% (Note 3)	18		20	V	
V _{DD} Shunt Sink Current	V _{DD} = 20V (Note 3)	10			mA	
12V LINEAR REGULATOR (Note 3)						
12OUT Output Voltage	$13V < V_{DD} < 18V$, 0mA < $I_{LOAD} < 100$ mA	11.65		12.50	V	
Quiescent V _{DD} Current	V _{DD} = 18V, run mode, no 12OUT load			100	μA	
INTERNAL REGULATOR AND REFERENCE						
V _L Output Voltage	$\overline{\text{SHDN}}$ = V+, RUN/ON3 = TIME/ON5 = 0, 5.4V < V+ < 30V, 0 < I _{LOAD} < 50mA	4.7		5.1	V	
VL Undervoltage Lockout-Fault Threshold	Falling edge, hysteresis = 1%	3.5		3.7	V	
V _L Switchover Threshold	Rising edge of CSL5, hysteresis = 1%	4.2		4.7	V	
REF Output Voltage	No external load (Note 5)	2.45		2.55	V	
DEE Load Degulation	0 < I _{LOAD} < 50µA			12.5		
REF Load Regulation	$0 < I_{LOAD} < 5 mA$			100.0	mV	
REF Sink Current		10			μA	
REF Fault Lockout Voltage	Falling edge	1.8		2.4	V	
V+ Operating Supply Current	VL switched over to CSL5, 5V SMPS on			50	μA	



ELECTRICAL CHARACTERISTICS (continued)

(V+ = 15V, both PWMs on, SYNC = VL, VL load = 0, REF load = 0, SKIP = 0, TA = -40°C to +85°C, unless otherwise noted.) (Note 7)

PARAMETER	COND	ITIONS	MIN	TYP	MAX	UNITS
V+ Standby Supply Current	V + = 5.5V to 30V, both current into SHDN	n SMPSs off, includes			60	μA
V+ Standby Supply Current in Dropout	V + = 4.2V to 5.5V, bot current into SHDN	h SMPSs off, includes			200	μA
V+ Shutdown Supply Current	V + = 4.0V to 30V, SHE	$\overline{\text{DN}} = 0$			10	μA
Quiescent Power Consumption	Both SMPSs enabled, FB3 = FB5 = 0,	(Note 3)			4	mW
	CSL3 = CSH3 = 3.5V, CSL5 = CSH5 = 5.3V	MAX1901/MAX1904			4	
FAULT DETECTION (MAX1901/MAX1902)		•				
Overvoltage Trip Threshold	With respect to unload	led output voltage	4		10	%
Output Undervoltage Threshold	With respect to unload	led output voltage	60		80	%
Output Undervoltage Lockout Time	From each SMPS enal	oled, with respect to	5,000		7,000	clks
RESET						
RESET Trip Threshold	With respect to unloaded output voltage, falling edge; typical hysteresis = 1%		-7		-4	% clks
RESET Delay Time	With respect to fOSC		27,000		37,000	CIKS
INPUTS AND OUTPUTS	·					
Feedback-Input Leakage Current	FB3, FB5; SECFB = 2.	6V			50	nA
Logic Input-Low Voltage	RUN/ON3, SKIP, TIME SHDN, STEER, SYNC	E/ON5 (SEQ = REF),			0.6	V
Logic Input-High Voltage	RUN/ON3, SKIP, TIME SHDN, STEER, SYNC	RUN/ON3, SKIP, TIME/ON5 (SEQ = REF), SHDN, STEER, SYNC				V
Logic Output-Low Voltage	RESET, I _{SINK} = 4mA				0.4	V
Logic Output-High Current	RESET = 3.5V		1			mA
TIME/ON5 Input Trip Level	$SEQ = 0 \text{ or } V_L$		2.4		2.6	V
TIME/ON5 Source Current	TIME/ON5 = 0, SEQ =	0 or VL	2.5		3.5	μA
TIME/ON5 On-Resistance	TIME/ON5; RUN/ON3	= 0, SEQ = 0 or V_L			80	Ω
Gate-Driver On-Resistance	High or low (Note 6)	SSOP package			7	Ω
Gale-Diver On-nesistance	High or low (Note 6) QFN package				8	52

Note 1: Each of the four digital soft-start levels is tested for functionality; the steps are typically in 20mV increments.

Note 2: High duty-factor operation supports low input-to-output differential voltages, and is achieved at a lowered operating frequency (see the *Dropout Operation* section).

Note 3: MAX1902 only.

Note 4: Off mode for the 12V linear regulator occurs when the SMPS that has flyback feedback (V_{DD}) steered to it is disabled. In situations where the main outputs are being held up by external keep-alive supplies, turning off the 12OUT regulator prevents a leakage path from the output-referred flyback winding, through the rectifier, and into V_{DD}.

Note 5: Since the reference uses V_L as its supply, the reference's V+ line-regulation error is insignificant.

Note 6: Production testing limitations due to package handing require relaxed maximum on-resistance specifications for the thin QFN package. The SSOP and thin QFN package contain the same die, and the thin QFN package imposes no additional resistance incircuit.


MIXIM

Note 7: Specifications from to 0°C to -40°C are guaranteed by design, not production tested.

6


Typical Operating Characteristics


(Circuit of Figure 1, Table 1, 6A/500kHz components, $T_A = +25^{\circ}$ C, unless otherwise noted.)



Typical Operating Characteristics (continued)

(Circuit of Figure 1, Table 1, 6A/500kHz components, $T_A = +25^{\circ}$ C, unless otherwise noted.)






5V LOAD TRANSIENT RESPONSE WWWWW NWWWWWWW 5V OUTPUT 50mV/div AC-COUPLED MANAMANAMAN 10V V_{LX5} 10V/div 0 5A I_{LX5} 5A/div 0 www.www.www mm 20µs/div

 $V_{IN} = 8V$, $I_{OUT} = 1A TO 5A$

3.3V LOAD TRANSIENT RESPONSE



MAX1901/MAX1902/MAX1904

Pin Description

P	PIN		PIN		
SSOP	QFN	NAME	FUNCTION		
1	29	CSH3	Current-Sense Input for the 3.3V SMPS. Current-limit level is 100mV referred to CSL3.		
2	30	CSL3	Current-Sense Input. Also serves as the feedback input in fixed-output mode.		
3	31	FB3	Feedback Input for the 3.3V SMPS. Regulates at FB3 = REF (approx. 2.5V) in adjustable mode. FB3 is a dual-mode input that also selects the 3.3V fixed output voltage setting when connected to GND. Connect FB3 to a resistor-divider for adjustable-output mode.		
		12OUT (MAX1902)	12V/120mA Linear-Regulator Output. Input supply comes from $V_{DD}.$ Bypass 12OUT to GND with 1µF (min).		
4	1	STEER (MAX1901/ MAX1904)	Logic-Control Input for Secondary Feedback. Selects the PWM that uses a transformer and secondary feedback signal (SECFB): STEER = GND: 3.3V SMPS uses transformer STEER = VL: 5V SMPS uses transformer		
F	0	V _{DD} (MAX1902)	Supply Voltage Input for the 12OUT Linear Regulator. Also connects to an internal resistor-divider for secondary winding feedback and to an 18V overvoltage shunt regulator clamp.		
5	5 2 SECFE (MAX190 MAX190		Secondary Winding Feedback Input. Normally connected to a resistor-divider from an auxiliary output. SECFB regulates at $V_{SECFB} = 2.5V$ (see the <i>Secondary Feedback Regulation Loop</i> section). Connect to V_L if not used.		
6	3	SYNC	Oscillator Synchronization and Frequency Select. Connect to V_L for 500kHz operation; connect to GND for 333kHz operation. Can be driven at 400kHz to 583kHz for external synchronization.		
7	4	TIME/ON5	Dual-Purpose Timing Capacitor Pin and ON/OFF Control Input. See the <i>Power-Up Sequencing and ON/OFF Controls</i> section.		
8	5	GND	Low-Noise Analog Ground and Feedback Reference Point		
9	7	REF	2.5V Reference Voltage Output. Bypass to GND with 1µF (min).		
10	8	SKIP	Logic-control input that disables idle mode when high. Connect to GND for normal use.		
11	9	RESET	Active-Low Timed Reset Output. $\overline{\text{RESET}}$ swings GND to VL. Goes high after a fixed 32,000 clock-cycle delay following power-up.		
12	10	FB5	Feedback Input for the 5V SMPS. Regulates at FB5 = REF (approx. 2.5V) in adjustable mode. FB5 is a dual-mode input that also selects the 5V fixed output voltage setting when connected to GND. Connect FB5 to a resistor-divider for adjustable-output mode.		
13	11	CSL5	Current-Sense Input for the 5V SMPS. Also serves as the feedback input in fixed-output mode, and as the bootstrap supply input when the voltage on CSL5/V _L is > 4.5 V.		
14	12	CSH5	Current-Sense Input for the 5V SMPS. Current-limit level is 100mV referred to CSL5.		

Pin Description (continued)

F	PIN		FUNCTION	
QSOP	QFN	NAME	FUNCTION	
15	13	SEQ	Pin-strap input that selects the SMPS power-up sequence: SEQ = GND: 5V before 3.3V, RESET output determined by both outputs SEQ = REF: Separate ON3/ON5 controls, RESET output determined by 3.3V output SEQ = V _L : 3.3V before 5V, RESET output determined by both outputs	
16	14	DH5	Gate-Drive Output for the 5V, High-Side N-Channel Switch. DH5 is a floating driver output that swings from LX5 to BST5, riding on the LX5 switching node voltage.	
17	15	LX5	Switching-Node (Inductor) Connection. Can swing 2V below ground without hazard.	
18	17	BST5	Boost Capacitor Connection for High-Side Gate Drive (0.1µF)	
19	18	DL5	Gate-Drive Output for the Low-Side Synchronous-Rectifier MOSFET. Swings 0 to VL.	
20	19	PGND	Power Ground	
21	20	VL	5V Internal Linear-Regulator Output. V _L is also the supply-voltage rail for the chip. After the 5V SMPS output has reached 4.5V (typ), V _L automatically switches to the output voltage through CSL5 for bootstrapping. Bypass to GND with 4.7 μ F. V _L supplies up to 25mA for external loads.	
22	21	V+	Battery Voltage Input, 4.2V to 30V. Bypass V+ to PGND close to the IC with a 0.22 μ F capacitor. Connects to a linear regulator that powers V _L .	
23	22	SHDN	Shutdown Control Input, Active Low. Logic threshold is set at approximately 1V. For automatic startup, connect \overline{SHDN} to V+ through a 220k Ω resistor and bypass \overline{SHDN} to GND with a 0.01µF capacitor.	
24	23	DL3	Gate-Drive Output for the Low-Side Synchronous-Rectifier MOSFET. Swings 0 to VL.	
25	24	BST3	Boost Capacitor Connection for High-Side Gate Drive (0.1µF)	
26	26	LX3	Switching-Node (Inductor) Connection. Can swing 2V below ground without hazard.	
27	27	DH3	Gate-Drive Output for the 3.3V, High-Side N-Channel Switch. DH3 is a floating driver output that swings from LX3 to BST3, riding on the LX3 switching-node voltage.	
28	28	RUN/ON3	ON/OFF Control Input. See the Power-Up Sequencing and ON/OFF Controls section.	
	6, 16, 25, 32	N.C.	No Connection	




Figure 1. Standard 3.3V/5V Application Circuit (MAX1901/MAX1904)

Standard Application Circuit

The basic MAX1901/MAX1904 dual-output 3.3V/5V buck converter (Figure 1) is easily adapted to meet a wide range of applications with inputs up to 28V by substituting components from Table 1. These circuits represent a good set of tradeoffs between cost, size, and efficiency, while staying within the worst-case specification limits for stress-related parameters, such as capacitor ripple current. Don't change the frequency of these circuits without first recalculating component values (particularly inductance value at maximum battery voltage). Adding a Schottky rectifier across each synchronous rectifier improves the efficiency of these circuits by approximately 1%, but this rectifier is otherwise not needed because the MOSFETs required for these circuits typically incorporate a high-speed silicon diode from drain to source. Use a Schottky rectifier rated at a DC current equal to at least one-third of the load current.

Detailed Description

The MAX1901/MAX1902/MAX1904 are dual, BiCMOS. switch-mode power-supply controllers designed primarily for buck-topology regulators in battery-powered applications where high-efficiency and low-quiescent supply current are critical. Light-load efficiency is enhanced by automatic Idle-Mode operation, a variable-frequency pulse-skipping mode that reduces transition and gate-charge losses. Each step-down, power-switching circuit consists of two N-channel MOSFETs, a rectifier, and an LC output filter. The output voltage is the average AC voltage at the switching node, which is regulated by changing the duty cycle of the MOSFET switches. The gate-drive signal to the N-channel high-side MOSFET must exceed the battery voltage, and is provided by a flying-capacitor boost circuit that uses a 100nF capacitor connected to BST_.

		LOAD CURRENT	
COMPONENT	4A/333kHz	4A/500kHz	6A/500kHz
Input Range 7V to 24V		7V to 24V	7V to 24V
Frequency	333kHz	500kHz	500kHz
Q1, Q3 High-Side MOSFETs			Fairchild FDS6612A or International Rectifier IRF7807V
Q2, Q4 Low-Side1/2 Fairchild FDS6982S orMOSFETs with Integrated1/2 International RectifierSchottky DiodesIRF7901D1		1/2 Fairchild FDS6982S or 1/2 International Rectifier IRF7901D1	Fairchild FDS6670S or International Rectifier IRF7807DV1
C3 Input Capacitor	C3 Input Capacitor 3 × 10µF, 25V ceramic Taiyo Yuden TMK432BJ106KM		4 × 10μF, 25V ceramic Taiyo Yuden TMK432BJ106KM
C1 Output Capacitor	150µF, 6V POSCAP Sanyo 6TPC150M	150µF, 6V POSCAP Sanyo 6TPC150M	2 × 150µF, 6V POSCAP Sanyo 6TPC150M
C2 Output Capacitor	2 × 150µF, 4V POSCAP Sanyo 4TPC150M	2 × 150µF, 4V POSCAP Sanyo 4TPC150M	2 × 220µF, 4V POSCAP Sanyo 4TPC220M
R1, R2 Resistors0.018ΩDale WSL2512-R018-F		0.018 Ω Dale WSL2512-R018-F	0.012 Ω Dale WSL2512-R012-F
L1 Inductor 10µH, 4.5A Ferrite Sumida CDRH124-100		7.0μH, 5.2A Ferrite Sumida CEI122-H-7R0	4.2µH, 6.9A Ferrite Sumida CEI122-H-4R2
L2 Inductor 7.0µH, 5.2A Ferrite Sumida CEI122-H-7R0		5.6µH, 5.2A Ferrite Sumida CEI122-H-5R6	4.2µH, 6.9A Ferrite Sumida CEI122-H-4R2

Table 1. Component Selection for Standard 3.3V/5V Application

MANUFACTURER	USA PHONE	FACTORY FAX
Dale-Vishay	402-564-3131	402-563-6418
Fairchild Semiconductor	408-721-2181	408-721-1635
International Rectifier	310-322-3331	310-322-3332
Sanyo	619-661-6835	619-661-1055
Sumida	847-956-0666	847-956-0702
Taiyo Yuden	408-573-4150	408-573-4159

Table 2. Component Suppliers

The MAX1901/MAX1902/MAX1904 contain ten major circuit blocks (Figure 2).

The two pulse-width-modulation (PWM) controllers each consist of a Dual Mode feedback network and multiplexer, a multi-input PWM comparator, high-side and low-side gate drivers, and logic. MAX1901/ MAX1902 contain fault-protection circuits that monitor the main PWM outputs for undervoltage and overvoltage. A power-on sequence block controls the powerup timing of the main PWMs and determines whether one or both of the outputs are monitored for undervoltage faults. The MAX1902 includes a secondary feedback network and 12V linear regulator to generate a 12V output from a coupled-inductor flyback winding. The MAX1901/MAX1904 have a secondary feedback input (SECFB) instead, which allows a quasi-regulated, adjustable output, coupled-inductor flyback winding to be attached to either the 3.3V or the 5V main inductor. Bias generator blocks include the 5V IC internal rail (VI) linear regulator, 2.5V precision reference, and automatic bootstrap switchover circuit. The PWMs share a common 333kHz/500kHz synchronizable oscillator.

These internal IC blocks aren't powered directly from the battery. Instead, the 5V V_L linear regulator steps down the battery voltage to supply both V_L and the gate drivers. The synchronous-switch gate drivers are directly powered from V_L, while the high-side switch gate drivers are indirectly powered from V_L via an external diode-capacitor boost circuit. An automatic bootstrap circuit turns off the 5V linear regulator and powers the IC from the 5V PWM output voltage if the output is above 4.5V.

PWM Controller Block

The two PWM controllers are nearly identical. The only differences are fixed output settings (3.3V vs. 5V), the VL/CSL5 bootstrap switch connected to the 5V PWM, and SECFB. The heart of each current-mode PWM controller is a multi-input, open-loop comparator that sums



three signals: the output-voltage error signal with respect to the reference voltage, the current-sense signal, and the slope-compensation ramp (Figure 3). The PWM controller is a direct-summing type, lacking a traditional error amplifier and the phase shift associated with it. This direct-summing configuration approaches ideal cycle-by-cycle control over the output voltage.

When $\overline{\text{SKIP}}$ = low, Idle Mode circuitry automatically optimizes efficiency throughout the load current range. Idle Mode dramatically improves light-load efficiency by reducing the effective frequency, which reduces switching losses. It keeps the peak inductor current above 25% of the full current limit in an active cycle, allowing subsequent cycles to be skipped. Idle Mode transitions seamlessly to fixed-frequency PWM operation as load current increases.

With $\overline{\text{SKIP}}$ = high, the controller always operates in fixed-frequency PWM mode for lowest noise. Each pulse from the oscillator sets the main PWM latch that turns on the high-side switch for a period determined by the duty factor (approximately V_{OUT} / V_{IN}). As the high-side switch turns off, the synchronous rectifier latch sets; 60ns later, the low-side switch turns on. The low-side switch stays on until the beginning of the next clock cycle.

In PWM mode, the controller operates as a fixed-frequency current-mode controller where the duty ratio is set by the input/output voltage ratio. The current-mode feedback system regulates the peak inductor current value as a function of the output-voltage error signal. In continuous-conduction mode, the average inductor current is nearly the same as the peak current, so the circuit acts as a switch-mode transconductance amplifier. This pushes the second output LC filter pole, normally found in a duty-factor-controlled (voltage-mode) PWM, to a higher frequency. To preserve inner-loop stability and eliminate regenerative inductor current "staircasing", a slope-compensation ramp is summed into the main PWM comparator to make the apparent duty factor less than 50%.

The MAX1901/MAX1902/MAX1904 use a relatively low loop gain, allowing the use of lower-cost output capacitors. The relative gains of the voltage-sense and current-sense inputs are weighted by the values of current sources that bias three differential input stages in the main PWM comparator (Figure 4). The relative gain of the voltage comparator to the current comparator is internally fixed at K = 2:1. The low loop gain results in the 2% typical load-regulation error. The low value of loop gain helps reduce output filter capacitor size and cost by shifting the unity-gain crossover frequency to a lower level.




Figure 2. MAX1902 Functional Diagram

M / X I / M

14




Figure 3. PWM Controller Functional Block Diagram

Table 3. SKIP PWM Table

SKIP	LOAD CURRENT	MODE	DESCRIPTION
Low	Light	Idle	Pulse-skipping, supply current = 250μ A at V _{IN} = $12V$, discontinuous inductor
Low	Heavy	PWM	Constant-frequency PWM continuous-inductor current
High	Light	PWM	Constant-frequency PWM continuous-inductor current
High	Heavy	PWM	Constant-frequency PWM continuous-inductor current




Figure 4. Main PWM Comparator Block Diagram

The output filter capacitors (Figure1, C1 and C2) set a dominant pole in the feedback loop that must roll off the loop gain to unity before encountering the zero introduced by the output capacitor's parasitic resistance (ESR) (see the *Design Procedure* section). A 50kHz pole-zero cancellation filter provides additional rolloff above the unity-gain crossover. This internal 50kHz low-pass compensation filter cancels the zero due to filter capacitor ESR. The 50kHz filter is included in the loop in both fixed-output and adjustable-output modes.

Synchronous Rectifier Driver (DL)

Synchronous rectification reduces conduction losses in the rectifier by shunting the normal Schottky catch diode with a low-resistance MOSFET switch. Also, the synchronous rectifier ensures proper startup of the boost gate-driver circuit.

If the circuit is operating in continuous-conduction mode, the DL drive waveform is simply the complement of the DH high-side drive waveform (with controlled dead time to prevent cross-conduction or "shoot through"). In discontinuous (light-load) mode, the synchronous switch is turned off as the inductor current falls through zero. The synchronous rectifier works under all operating conditions, including Idle Mode.

The SECFB signal further controls the synchronous switch timing in order to improve multiple-output cross-regulation (see the *Secondary Feedback Regulation Loop* section).

Internal VL and REF Supplies

An internal regulator produces the 5V supply (V_L) that powers the PWM controller, logic, reference, and other blocks within the IC. This 5V low-dropout linear regulator supplies up to 25mA for external loads, with a reserve of 25mA for supplying gate-drive power. Bypass V_L to GND with 4.7µF.

Important: Ensure that V_L does not exceed 6V. Measure V_L with the main output fully loaded. If it is pumped above 5.5V, either excessive boost-diode capacitance or excessive ripple at V+ is the probable cause. Use only small-signal diodes for the boost circuit (10mA to 100mA Schottky or 1N4148 are preferred), and bypass V+ to PGND with 4.7 μ F directly at the package pins.



16

The 2.5V reference (REF) is accurate to $\pm 2\%$ over temperature, making REF useful as a precision system reference. Bypass REF to GND with 1µF minimum. REF can supply up to 5mA for external loads. (Bypass REF with a minimum 1µF/mA reference load current.) However, if extremely accurate specifications for both the main output voltages and REF are essential, avoid loading REF more than 100µA. Loading REF reduces the main output voltage slightly, because of the reference load-regulation error.

When the 5V main output voltage is above 4.5V, an internal P-channel MOSFET switch connects CSL5 to VL, while simultaneously shutting down the VL linear regulator. This action bootstraps the IC, powering the internal circuitry from the output voltage, rather than through a linear regulator from the battery. Bootstrapping reduces power dissipation due to gate charge and quiescent losses by providing that power from a 90%-efficient switch-mode source, rather than from a much less efficient linear regulator.

Boost High-Side Gate-Drive Supply (BST3 and BST5)

Gate-drive voltage for the high-side N-channel switches is generated by a flying-capacitor boost circuit (Figure 2). The capacitor between BST_ and LX_ is alternately charged from the VL supply and placed parallel to the high-side MOSFET's gate-source terminals. On startup, the synchronous rectifier (low-side MOSFET) forces LX_ to 0V and charges the boost capacitors to 5V. On the second half-cycle, the SMPS turns on the high-side MOS-FET by closing an internal switch between BST_ and DH_. This provides the necessary enhancement voltage to turn on the high-side switch, an action that "boosts" the 5V gate-drive signal above the battery voltage.

Ringing at the high-side MOSFET gate (DH3 and DH5) in discontinuous-conduction mode (light loads) is a natural operating condition. It is caused by residual energy in the tank circuit, formed by the inductor and stray capacitance at the switching node, LX. The gate-drive negative rail is referred to LX, so any ringing there is directly coupled to the gate-drive output.

Current-Limiting and Current-Sense Inputs (CSH and CSL)

The current-limit circuit resets the main PWM latch and turns off the high-side MOSFET switch whenever the voltage difference between CSH and CSL exceeds 100mV. This limiting is effective for both current flow directions, putting the threshold limit at ± 100 mV. The tolerance on the positive current limit is $\pm 20\%$, so the external low-value sense resistor (R1) must be sized for 80mV/ IPEAK, where IPEAK is the required peak-inductor



current to support the full load current, while components must be designed to withstand continuouscurrent stresses of 120mV/R1.

For breadboarding or for very-high-current applications, it may be useful to wire the current-sense inputs with a twisted pair, rather than PC traces. (This twisted pair need not be special; two pieces of wire-wrap wire twisted together is sufficient.) This reduces the possible noise picked up at CSH_ and CSL_, which can cause unstable switching and reduced output current. The CSL5 input also serves as the IC's bootstrap supply input. Whenever V_{CSL5} > 4.5V, an internal switch connects CSL5 to V_I.

Oscillator Frequency and Synchronization (SYNC)

The SYNC input controls the oscillator frequency. Low selects 333kHz; high selects 500kHz. SYNC can also be used to synchronize with an external 5V CMOS or TTL clock generator. SYNC has a guaranteed 400kHz to 583kHz capture range. A high-to-low transition on SYNC initiates a new cycle.

500kHz operation optimizes the application circuit for component size and cost. 333kHz operation provides increased efficiency, lower dropout, and improved load-transient response at low input-output voltage differences (see the *Low-Voltage Operation* section).

Shutdown Mode

Holding <u>SHDN</u> low puts the IC into its 4µA shutdown mode. SHDN is logic input with a threshold of about 1V (the V_{TH} of an internal N-channel MOSFET). For automatic startup, bypass <u>SHDN</u> to GND with a 0.01µF capacitor and connect it to V+ through a 220k Ω resistor.

Power-Up Sequencing and ON/OFF Controls

Startup is controlled by RUN/ON3 and TIME/ON5 in conjunction with SEQ. With SEQ tied to REF, the two control inputs act as separate ON/OFF controls for each supply. With SEQ tied to VL or GND, RUN/ON3 becomes the master ON/OFF control input and TIME/ON5 becomes a timing pin, with the delay between the two supplies determined by an external capacitor. The delay is approximately 800µs/nF. The 3.3V supply powers up first if SEQ is tied to VL, and the 5V supply is first if SEQ is tied to GND. When driving TIME/ON5 as a control input with external logic, always place a resistor (>1k Ω) in series with the input. This prevents possible crowbar current due to the internal discharge pulldown transistor, which turns on in standby mode and momentarily at the first power-up or in shutdown mode.

RESET Power-Good Voltage Monitor

The power-good monitor generates a system RESET signal. At first power-up, RESET is held low until both the 3.3V and 5V SMPS outputs are in regulation. At this point, an internal timer begins counting oscillator pulses, and RESET continues to be held low until 32,000 cycles have elapsed. After this timeout period (64ms at 500kHz or 96ms at 333kHz), RESET is actively pulled up to V_L. If SEQ is tied to REF (for separate ON3/ON5 controls), only the 3.3V SMPS is monitored—the 5V SMPS is ignored.

Output Undervoltage Shutdown Protection (MAX1901/MAX1902)

The output undervoltage lockout circuit is similar to foldback current limiting, but employs a timer rather than a variable current limit. Each SMPS has an undervoltage protection circuit that is activated 6144 clock cycles after the SMPS is enabled. If either SMPS output is under 70% of the nominal value, both SMPSs are latched off and their outputs are clamped to ground by the synchronous rectifier MOSFETs (see the Output Overvoltage Protection section). They won't restart until SHDN or RUN/ON3 is toggled, or until V+ power is cycled below 1V. Note that undervoltage protection can make prototype troubleshooting difficult, since you have only 12ms or 18ms to figure out what might be wrong with the circuit before both SMPSs are latched off. In extreme cases, it may be useful to substitute the MAX1904 into the prototype breadboard until the prototype is working properly.

Output Overvoltage Protection (MAX1901/MAX1902)

Both SMPS outputs are monitored for overvoltage. If either output is more than 7% above the nominal regulation point, both low-side gate drivers (DL_) are latched high until SHDN or RUN/ON3 is toggled, or until V+ power is cycled below 1V. This action turns on the synchronous rectifiers with 100% duty, in turn rapidly discharging the output capacitors and forcing both SMPS outputs to ground. The DL outputs are also kept high whenever the corresponding SMPS is disabled, and in shutdown if V_L is sustained.

Discharging the output capacitor through the main inductor causes the output to momentarily go below GND. Clamp this negative pulse with a back-biased 1A Schottky diode across the output capacitor (Figure 1).

To ensure overvoltage protection on initial power-up, connect signal diodes from both output voltages to V_L (cathodes to V_L) to eliminate the V_L power-up delay. This circuity protects the load from accidental overvoltage caused by a short circuit across the high-side power MOSFETs. This scheme relies on the presence of a fuse, in series with the battery, which is blown by the resulting crowbar current. Note that the overvoltage circuitry will interfere with external keep-alive supplies that hold up the outputs (such as lithium backup or hotswap power supplies); in such cases, the MAX1904 should be used.

Low-Noise Operation (PWM Mode)

PWM mode (SKIP = high) minimizes RF and audio interference in noise-sensitive applications (such as hi-fi multimedia-equipped systems), cellular phones, RF communicating computers, and electromagnetic pen entry systems. See the summary of operating modes in Table 2. SKIP can be driven from an external logic signal.

SHDN	SEQ	RUN/ON3	TIME/ON5	MODE	DESCRIPTION
Low	Х	Х	Х	Shutdown	All circuit blocks turned off. Supply current = 4μ A.
High	REF	Low	Low	Standby	Both SMPSs off. Supply current = 30μ A.
High	REF	High	Low	Run	3.3V SMPS enabled/5V off.
High	REF	Low	High	Run	5V SMPS enabled/3.3V off.
High	REF	High	High	Run	Both SMPSs enabled.
High	GND	Low	Timing Capacitor	Standby	Both SMPSs off. Supply current = 30µA.
High	GND	High	Timing Capacitor	Run	Both SMPSs enabled. 5V enabled before 3.3V.
High	VL	Low	Timing Capacitor	Standby	Both SMPSs off. Supply current = 30µA.
High	VL	High	Timing Capacitor	Run	Both SMPSs enabled. 3.3V enabled Before 5V.

Table 4. Operating Modes

18



Interference due to switching noise is reduced in PWM mode by ensuring a constant switching frequency, thus concentrating the emissions at a known frequency outside the system audio or IF bands. Choose an oscillator frequency for which switching frequency harmonics don't overlap a sensitive frequency band. If necessary, synchronize the oscillator to a tight-tolerance external clock generator. To extend the output-voltage regulation range, constant operating frequency is not maintained under overload or dropout conditions (see the *Dropout Operation* section).

PWM mode (\overline{SKIP} = high) forces two changes upon the PWM controllers. First, it disables the minimum-current comparator, ensuring fixed-frequency operation. Second, it changes the detection threshold for reverse current limit from 0 to -100mV, allowing the inductor current to reverse at light loads. This results in fixed-frequency operation and continuous inductor-current flow. This eliminates discontinuous-mode inductor ringing and improves cross regulation of transformer-coupled multiple-output supplies, particularly in circuits that don't use additional secondary regulation via SECFB or V_{DD}.

In most applications, tie SKIP to GND to minimize quiescent supply current. VL supply current with SKIP high is typically 30mA, depending on external MOSFET gate capacitance and switching losses.

Internal Digital Soft-Start Circuit

Soft-start allows a gradual increase of the internal current-limit level at startup to reduce input surge currents. Both SMPSs contain internal digital soft-start circuits, each controlled by a counter, a digital-to-analog converter (DAC), and a current-limit comparator. In shutdown or standby mode, the soft-start counter is reset to zero. When an SMPS is enabled, its counter starts counting oscillator pulses, and the DAC begins incrementing the comparison voltage applied to the currentlimit comparator. The DAC output increases from 0 to 100mV in five equal steps as the count increases to 512 clocks. As a result, the main output capacitor charges up relatively slowly. The exact time of the output rise depends on output capacitance and load current, and is typically 600µs with a 500kHz oscillator.

Dropout Operation

Dropout (low input-output differential operation) is enhanced by stretching the clock pulse width to increase the maximum duty factor. The algorithm follows: If the output voltage (V_{OUT}) drops out of regulation without the current limit having been reached, the SMPS skips an off-time period (extending the on-time). At the end of the cycle, if the output is still out of regulation, the SMPS skips another off-time period. This



action can continue until three off-time periods are skipped, effectively dividing the clock frequency by as much as four.

The typical PWM minimum off-time is 300ns, regardless of the operating frequency. Lowering the operating frequency raises the maximum duty factor above 97%.

Adjustable-Output Feedback (Dual Mode FB)

Fixed, preset output voltages are selected when FB_ is connected to ground. Adjusting the main output voltage with external resistors is simple for any of the MAX1901/MAX1902/MAX1904, through resistor dividers connected to FB3 and FB5 (Figure 2). Calculate the output voltage with the following formula:

$$V_{OUT} = V_{REF} (1 + R1 / R2)$$

where $V_{REF} = 2.5V$ nominal.

The nominal output should be set approximately 1% or 2% high to make up for the MAX1901/MAX1902/ MAX1904 -2% typical load-regulation error. For example, if designing for a 3.0V output, use a resistor ratio that results in a nominal output voltage of 3.05V. This slight offsetting gives the best possible accuracy. Recommended normal values for R2 range from 5k Ω to 100k Ω . To achieve a 2.5V nominal output, simply connect FB_ directly to CSL_.

Remote output-voltage sensing, while not possible in fixed-output mode due to the combined nature of the voltage-sense and current-sense inputs (CSL3 and CSL5), is easy to do in adjustable mode by using the top of the external resistor-divider as the remote sense point.

When using adjustable mode, it is a good idea to always set the "3.3V output" to a lower voltage than the "5V output." The 3.3V output must always be less than VL, so that the voltage on CSH3 and CSL3 is within the common-mode range of the current-sense inputs. While VL is nominally 5V, it can be as low as 4.7V when linearly regulating, and as low as 4.2V when automatically bootstrapped to CSH5.

Secondary Feedback Regulation Loop (SECFB or VDD)

A flyback-winding control loop regulates a secondary winding output, improving cross-regulation when the primary output is lightly loaded or when there is a low input-output differential voltage. If V_{DD} or SECFB falls below its regulation threshold, the low-side switch is turned on for an extra 0.75µs. This reverses the induc-

tor (primary) current, pulling current from the output filter capacitor and causing the flyback transformer to operate in forward mode. The low impedance presented by the transformer secondary in forward mode dumps current into the secondary output, charging up the secondary capacitor and bringing V_{DD} or SECFB back into regulation. The secondary feedback loop does not improve secondary output accuracy in normal flyback mode, where the main (primary) output is heavily loaded. In this condition, secondary output accuracy is determined by the secondary rectifier drop, transformer turns ratio, and accuracy of the main output voltage. A linear post-regulator may still be needed to meet strict output-accuracy specifications.

MAX1902 has a V_{DD} pin that regulates at a fixed 13.5V, set by an internal resistor-divider. The MAX1901/ MAX1904 have an adjustable secondary-output voltage set by an external resistor-divider on SECFB (Figure 5). Ordinarily, the secondary regulation point is set 5% to 10% below the voltage normally produced by the flyback effect. For example, if the output voltage as determined by turns ratio is 15V, set the feedback resistor ratio to produce 13.5V. Otherwise, the SECFB one-shot might be triggered unintentionally, unnecessarily increasing supply current and output noise.

12V Linear Regulator Output (MAX1902)

The MAX1902 includes a 12V linear regulator output capable of delivering 120mA of output current. Typically, greater current is available at the expense of output accuracy. If an accurate output of more than 120mA is needed, an external pass transistor can be added. The circuit in Figure 6 delivers more than 200mA. Total output current is constrained by the V+ input voltage and the transformer primary load (see Maximum V_{DD} Output Current vs. Input Voltage graphs in the *Typical Operating Characteristics*).

_Design Procedure

The three predesigned 3V/5V standard application circuits (Figure 1 and Table 1) contain ready-to-use solutions for common application needs. Also, one standard flyback transformer circuit supports the 12OUT linear regulator in the *Applications Information* section. Use the following design procedure to optimize these basic schematics for different voltage or current requirements. But before beginning a design, firmly establish the following:

Maximum Input (Battery) Voltage, VIN(MAX). This value should include the worst-case conditions, such as no-load operation when a battery charger or AC adapter is




Figure 5. Adjusting the Secondary Output Voltage with SECFB




Figure 6. Increased 12V Linear Regulator Output Current

connected but no battery is installed. $\ensuremath{\text{VIN(MAX)}}$ must not exceed 30V.

Minimum Input (Battery) Voltage, VIN(MIN). This should be taken at full load under the lowest battery conditions. If $V_{IN(MIN)}$ is less than 4.2V, use an external circuit to externally hold V_L above the V_L undervoltage lockout threshold. If the minimum input-output difference is less than 1.5V, the filter capacitance required to maintain good AC load regulation increases (see the *Low-Voltage Operation* section).

Inductor Value

The exact inductor value isn't critical and can be freely adjusted to make trade-offs between size, cost, and efficiency. Lower inductor values minimize size and cost, but reduce efficiency due to higher peak-current levels. The smallest inductor is achieved by lowering the inductance until the circuit operates at the border between continuous and discontinuous mode. Further reducing the inductor value below this crossover point results in discontinuous-conduction operation even at full load. This helps lower output-filter capacitance requirements, but efficiency suffers due to high I²R losses. On the other hand, higher inductor values mean greater efficiency, but resistive losses due to extra wire turns will eventually exceed the benefit gained from lower peak-current levels. Also, high inductor values can affect load-transient response (see the VSAG equation in the Low-Voltage Operation section). The equations that follow are for continuous-conduction operation, since the MAX1901/MAX1902/MAX1904 are intended mainly for high-efficiency, battery-powered applications. Discontinuous conduction doesn't affect normal idle-mode operation.

Three key inductor parameters must be specified: inductance value (L), peak current (IPEAK), and DC resistance (R_{DC}). The following equation includes a constant (LIR) which is the ratio of inductor peak-topeak AC current to DC load current. A higher LIR value allows smaller inductance, but results in higher losses and higher ripple. A good compromise between size and losses is found at a 30% ripple-current to load-current ratio (LIR = 0.3), which corresponds to a peakinductor current 1.15 times higher than the DC load current.

$$L = \frac{V_{OUT} (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times f \times I_{OUT} \times LIR}$$

where: f = switching frequency, normally 333kHz or 500kHz

IOUT = maximum DC load current

LIR = ratio of AC to DC inductor current, typically 0.3; should be >0.15

The nominal peak-inductor current at full load is $1.15 \times I_{OUT}$ if the above equation is used; otherwise, the peak current can be calculated by:

$$I_{PEAK} = I_{LOAD} + \frac{\left(V_{OUT}(V_{IN(MAX)} - V_{OUT})\right)}{2 \times f \times L \times V_{IN(MAX)}}$$

The inductor's DC resistance should be low enough that $R_{DC} \times I_{PEAK} < 100$ mV, as it is a key parameter for efficiency performance. If a standard off-the-shelf inductor is not available, choose a core with an Ll² rating greater than L × IPEAK² and wind it with the largest-diameter wire that fits the winding area. Ferrite core material is strongly preferred. Shielded-core geometries help keep noise, EMI, and switching-waveform jitter low.

Current-Sense Resistor Value

The current-sense resistor value is calculated according to the worst-case low current-limit threshold voltage (from the *Electrical Characteristics*) and the peak inductor current:

$$R_{\text{SENSE}} = \frac{80\text{mV}}{I_{\text{PEAK}}}$$

Use IPEAK from the second equation in the *Inductor Value* section.

Use the calculated value of RSENSE to size the MOS-FET switches and specify inductor saturation-current ratings according to the worst-case high current-limit threshold voltage:

$$I_{\text{PEAK}(\text{MAX})} = \frac{120\text{mV}}{\text{R}_{\text{SENSE}}}$$

Low-inductance resistors, such as surface-mount metal-film, are recommended.

Input-Capacitor Value

The input filter capacitor is usually selected according to input ripple current requirements and voltage rating, rather than capacitor value. Ceramic capacitors or Sanyo OS-CON capacitors are typically used to handle the power-up surge-currents, especially when connecting to robust AC adapters or low-impedance batteries. RMS input ripple current (IRMS) is determined by the input voltage and load current, with the worst case occurring at VIN = $2 \times VOUT$:

$$I_{RMS} = I_{LOAD} \times \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$

Therefore, when VIN is 2 x VOUT:

$$I_{\rm RMS} = \frac{I_{\rm LOAD}}{2}$$

Bypassing V+

Bypass the V+ input with a 4.7 μ F tantalum capacitor paralleled with a 0.1 μ F ceramic capacitor, close to the IC. A 10 Ω series resistor to V_{IN} is also recommended.

Bypassing VL

Bypass the VL output with a 4.7μ F tantalum capacitor paralleled with a 0.1μ F ceramic capacitor, close to the device.

Output-Filter Capacitor Value

The output-filter capacitor values are generally determined by the ESR and voltage-rating requirements, rather than actual capacitance requirements for loop stability. In other words, the low-ESR electrolytic capacitor that meets the ESR requirement usually has more output capacitance than is required for AC stability. Use only specialized low-ESR capacitors intended for switchingregulator applications, such as AVX TPS, Sanyo POSCAP, or Kemet T510. To ensure stability, the capacitor must meet both minimum capacitance and maximum ESR values as given in the following equations:

$$C_{OUT} > \frac{V_{REF}(1 + V_{OUT} / V_{IN(MIN)})}{V_{OUT} \times R_{SENSE} \times f}$$

$$R_{ESR} < \frac{R_{SENSE} \times V_{OUT}}{V_{REF}}$$

These equations are worst case, with 45° of phase margin to ensure jitter-free, fixed-frequency operation and provide a nicely damped output response for zero to full-load step changes. Some cost-conscious designers may wish to bend these rules with less-expensive capacitors, particularly if the load lacks large step changes. This practice is tolerable if some bench testing over temperature is done to verify acceptable noise and transient response.

No well-defined boundary exists between stable and unstable operation. As phase margin is reduced, the first symptom is a bit of timing jitter, which shows up as blurred edges in the switching waveforms where the scope won't quite sync up. Technically speaking, this jitter (usually harmless) is unstable operation, since the duty factor varies slightly. As capacitors with higher ESRs are used, the jitter becomes more pronounced, and the load-transient output-voltage waveform starts looking ragged at the edges. Eventually, the load-transient waveform has enough ringing on it that the peak noise levels exceed the allowable output-voltage tolerance. Note that even with zero phase margin and gross instability present, the output-voltage noise never gets much worse than IPEAK × RESR (under constant loads).

The output-voltage ripple is usually dominated by the filter capacitor's ESR, and can be approximated as IRIPPLE × RESR. There is also a capacitive term, so the full equation for ripple in continuous-conduction mode is VNOISE (p-p) = IRIPPLE × [RESR + 1/(2 × π × f × COUT)]. In idle mode, the inductor current becomes discontinuous, with high peaks and widely spaced pulses, so the noise can actually be higher at light load (compared to full load). In idle mode, calculate the output ripple as follows:

$$\frac{V_{\text{NOISE(P-P)}} = \frac{0.025 \times R_{\text{ESR}}}{R_{\text{SENSE}}} + \frac{0.0003 \times L \times [1/V_{\text{OUT}} + 1/(V_{\text{IN}} - V_{\text{OUT}})]}{R_{\text{SENSE}}^2 \times C_{\text{OUT}}}$$

Transformer Design (for Auxiliary Outputs Only)

Buck-plus-flyback applications, sometimes called "coupled-inductor" topologies, need a transformer to generate multiple output voltages. Performing the basic electrical design is a simple task of calculating turns ratios and adding the power delivered to the secondary to calculate the current-sense resistor and primary inductance. However, extremes of low input-output differentials, widely different output loading levels, and high turns ratios can complicate the design due to parasitic transformer parameters such as interwinding capacitance, secondary resistance, and leakage inductance. For examples of what is possible with real world transformers, see the Maximum VDD Output Current vs. Input Voltage graph in the *Typical Operating Characteristics*.

Power from the main and secondary outputs is combined to get an equivalent current referred to the main output voltage (see the *Inductor Value* section for parameter definitions). Set the current-sense resistor value at 80mV / ITOTAL.

 $\label{eq:ptotal} \begin{array}{l} {\sf PTOTAL} = {\sf The sum of the output power from all outputs} \\ {\sf ITOTAL} = {\sf PTOTAL} \ / \ {\sf VOUT} = {\sf The equivalent output current referred to } {\sf VOUT} \end{array}$

$$L_{PRIMARY} = \frac{V_{OUT}(V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times f \times I_{TOTAL} \times LIR}$$

Turns Ratio N=
$$\frac{V_{SEC} + V_{FWD}}{V_{OUT(MIN)} + V_{RECT} + V_{SENSE}}$$

- where: V_{SEC} = the minimum required rectified sec ondary output voltage
 - V_{FWD} = the forward drop across the secondary rectifier
 - VOUT(MIN) = the minimum value of the main out put voltage (from the *Electrical Characteristics* tables)
 - VRECT = the on-state voltage drop across the synchronous rectifier MOSFET
 - VSENSE = the voltage drop across the sense resistor

In positive-output applications, the transformer secondary return is often referred to the main output voltage, rather than to ground, to reduce the needed turns ratio. In this case, the main output voltage must first be subtracted from the secondary voltage to obtain V_{SEC}.

Selecting Other Components

MOSFET Switches

The high-current N-channel MOSFETs must be logiclevel types with guaranteed on-resistance specifications at V_{GS} = 4.5V. Lower gate threshold specifications are better (i.e., 2V max rather than 3V max). Drain-source breakdown voltage ratings must at least equal the maximum input voltage, preferably with a 20% derating factor. The best MOSFETs will have the lowest on-resistance per nanocoulomb of gate charge. Multiplying RDS(ON) × QG provides a good figure for comparing various MOSFETs. Newer MOSFET process technologies with dense cell structures generally perform best. The internal gate drivers tolerate >100nC total gate charge, but 70nC is a more practical upper limit to maintain best switching times.

In high-current applications, MOSFET package power dissipation often becomes a dominant design factor. I²R power losses are the greatest heat contributor for both high-side and low-side MOSFETs. I²R losses are

distributed between Q1 and Q2 according to duty factor (see the following equations). Generally, switching losses affect only the upper MOSFET, since the Schottky rectifier clamps the switching node in most cases before the synchronous rectifier turns on. Gate charge losses are dissipated by the driver and don't heat the MOSFET. Calculate the temperature rise according to package thermal-resistance specifications to ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature. The worst-case dissipation for the high-side MOSFET occurs at both extremes of input voltage, and the worst-case dissipation for the low-side MOSFET occurs at maximum input voltage:

$$\begin{split} \text{PD}_{upperFET} &= \text{I}_{LOAD}^2 \times \text{R}_{DS(ON)} \times \text{DUTY} \\ &+ \text{V}_{IN} \times \text{I}_{LOAD} \times \text{f} \times \\ & \left(\frac{\text{V}_{IN} \times \text{C}_{RSS}}{\text{I}_{GATE}} + 20 \text{ns} \right) \end{split} \\ \text{PD}_{upperFET} &= \text{I}_{LOAD}^2 \times \text{R}_{DS(ON)} \times (1\text{-DUTY}) \\ & \text{DUTY} = (\text{V}_{OUT} + \text{V}_{Q2}) / (\text{V}_{IN} - \text{V}_{Q1}) \end{split}$$

where: On-state voltage drop $VQ_{-} = I_{LOAD} \times R_{DS(ON)}$

C_{RSS} = MOSFET reverse transfer capacitance

IGATE = DH driver peak output current capability (1A typ)

20ns = DH driver inherent rise/fall time

Under output short-circuit, the MAX1904 synchronous rectifier MOSFET suffers extra stress because its duty factor can increase to greater than 0.9. It may need to be oversized to tolerate a continuous DC short circuit. During short circuit, the MAX1901/MAX1902's output undervoltage shutdown protects the synchronous rectifier under output short-circuit conditions.

To reduce EMI, add a 0.1μ F ceramic capacitor from the high-side switch drain to the low-side switch source.

Rectifier Clamp Diode

The rectifier diode is a clamp across the low-side MOS-FET that catches the negative inductor swing during the 60ns dead time between turning one MOSFET off and each low-side MOSFET on. The latest generations of MOSFETs incorporate a high-speed Schottky diode, which serves as an adequate clamp diode. For MOSFETs without integrated Schottky diodes, place a Schottky diode in parallel with the low-side MOSFET.



Use a Schottky diode with a DC current rating equal to one third of the load current. The Schottky diode's rated reverse breakdown voltage must be at least equal to the maximum input voltage, preferably with a 20% derating factor.

Boost-Supply Diode

A signal diode such as a 1N4148 works well in most applications. If the input voltage can go below +6V, use a small (20mA) Schottky diode for slightly improved efficiency and dropout characteristics. Don't use large power diodes, such as 1N5817 or 1N4001, since high junction capacitance can pump up V_L to excessive voltages.

Rectifier Diode (Transformer Secondary Diode) The secondary diode in coupled-inductor applications must withstand flyback voltages greater than 60V, which usually rules out most Schottky rectifiers. Common silicon rectifiers, such as the 1N4001, are also prohibited because they are too slow. This often makes fast silicon rectifiers such as the MURS120 the only choice. The flyback voltage across the rectifier is related to the V_{IN} - V_{OUT} difference, according to the transformer turns ratio:

 $V_{FLYBACK} = V_{SEC} + (V_{IN} - V_{OUT}) \times N$

where: N = the transformer turns ratio SEC/PRI

VSEC = the maximum secondary DC output voltage

VOUT = the primary (main) output voltage

Subtract the main output voltage (V_{OUT}) from V_{FLY}-BACK in this equation if the secondary winding is returned to V_{OUT} and not to ground. The diode reversebreakdown rating must also accommodate any ringing due to leakage inductance. The rectifier diode's current rating should be at least twice the DC load current on the secondary output.

Low-Voltage Operation

Low input voltages and low input-output differential voltages each require extra care in their design. Low absolute input voltages can cause the V_L linear regulator to enter dropout and eventually shut itself off. Low input voltages relative to the output (low V_{IN} - V_{OUT} differential) can cause bad load regulation in multi-output flyback applications (see the design equations in the *Transformer Design* section). Also, low V_{IN} - V_{OUT} differentials can also cause the output voltage to sag when the load current changes abruptly. The amplitude of the sag is a function of inductor value and maximum duty factor (an

24

Electrical Characteristics parameter, 97% guaranteed over temperature at f = 333kHz), as follows:

$$V_{SAG} = \frac{I_{STEP}^{2} \times L}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The cure for low-voltage sag is to increase the output capacitor's value. Take a 333kHz/6A application circuit as an example, at VIN = +5.5V, VOUT = +5V, L = 6.7µH, f = 333kHz, ISTEP = 3A (half-load step), a total capacitance of 470µF keeps the sag less than 200mV. The capacitance is higher than that shown in the *Typical Application Circuit* because of the lower input voltage. Note that only the capacitance requirement increases, and the ESR requirements don't change. Therefore, the added capacitance can be supplied by a low-cost bulk capacitor in parallel with the normal low-ESR capacitor.

_Applications Information

Heavy-Load Efficiency Considerations

The major efficiency-loss mechanisms under loads are, in the usual order of importance:

- $P(I^2R) = I^2R$ losses
- P(tran) = transition losses
- P(gate) = gate-charge losses
- P(diode) = diode-conduction losses
- P(cap) = input capacitor ESR losses
- P(IC) = losses due to the IC's operating supply current

Inductor core losses are fairly low at heavy loads because the inductor's AC current component is small. Therefore, they aren't accounted for in this analysis. Ferrite cores are preferred, especially at 300kHz, but powdered cores, such as Kool-Mu, can work well:

 $\begin{array}{l} \mbox{Efficiency} = \mbox{POUT/PIN} \times 100\% \\ = \mbox{POUT/(POUT + PTOTAL)} \times 100\% \\ \mbox{PTOTAL} = \mbox{P(I^2R)} + \mbox{P(tran)} + \mbox{P(gate)} + \mbox{P(diode)} + \\ \mbox{P(cap)} + \mbox{P(IC)} \\ \mbox{P(I^2R)} = \mbox{I_LOAD}^2 \times (\mbox{RDC} + \mbox{RDS(ON)} + \mbox{RSENSE}) \end{array}$

where RDC is the DC resistance of the coil, RDS(ON) is the MOSFET on-resistance, and RSENSE is the currentsense resistor value. The RDS(ON) term assumes identical MOSFETs for the high-side and low-side switches: because they time-share the inductor current. If the MOSFETs aren't identical, their losses can be estimated by averaging the losses according to duty factor.

Table 5. Low-Voltage Troubleshooting Chart

SYMPTOM	CONDITION	ROOT CAUSE	SOLUTION
Sag or droop in V _{OUT} under step-load change	Low V _{IN} - V _{OUT} differential, <1.5V	Limited inductor-current slew rate per cycle.	Increase bulk output capacitance per formula (see the <i>Low-Voltage Operation</i> section). Reduce inductor value.
Dropout voltage is too high (V _{OUT} follows V _{IN} as V _{IN} decreases)	Low V _{IN} - V _{OUT} differential, <1V	Maximum duty-cycle limits exceeded.	Reduce operation to 333kHz. Reduce MOSFET on-resistance and coil DCR.
Unstable—jitters between different duty factors and frequencies	Low V _{IN} - V _{OUT} differential, <0.5V	Normal function of internal low- dropout circuitry.	Increase the minimum input voltage or ignore.
Secondary output won't support a load	Low V _{IN} - V _{OUT} differential, V _{IN} < 1.3 × V _{OUT} (MAIN)	Not enough duty cycle left to initiate forward-mode operation. Small AC current in primary can't store energy for flyback operation.	Reduce operation to 333kHz. Reduce secondary impedances; use a Schottky diode, if possible. Stack secondary winding on the main output.
Poor efficiency	Low input voltage, <5V	V _L linear regulator is going into dropout and isn't providing good gate-drive levels.	Use a small 20mA Schottky diode for boost diode. Supply V _L from an external source.
Won't start under load or quits before battery is completely dead	Low input voltage, <4.5V	V_{L} output is so low that it hits the V_{L} UVLO threshold.	Supply V _L from an external source other than V _{IN} , such as the system 5V supply.

 $P(tran) = V_{IN} \times I_{LOAD} \times f \times \frac{3}{2} \times \left[(V_{IN} \times C_{RSS} / I_{GATE}) - 20ns \right]$

where CRSS is the reverse transfer capacitance of the high-side MOSFET (a data sheet parameter), IGATE is the DH gate-driver peak output current (1.5A typical), and 20ns is the rise/fall time of the DH driver (20ns typ).

 $P(gate) = Q_G \times f \times V_L$

where V_L is the internal-logic-supply voltage (5V), and QG is the sum of the gate-charge values for low-side and high-side switches. For matched MOSFETs, QG is twice the data sheet value of an individual MOSFET. If V_{OUT} is set to less than 4.5V, replace V_L in this equation with V_{BATT}. In this case, efficiency can be improved by connecting V_L to an efficient 5V source, such as the system 5V supply:

 $P(diode) = I_{LOAD} \times V_{FWD} \times t_{D} \times f$

where t_D is the diode-conduction time (120ns typ) and V_{FWD} is the forward voltage of the diode.

This power is dissipated in the MOSFET body diode if no external Schottky diode is used:

 $P(cap) = (I_{RMS})^2 \times R_{ESR}$

where I_{RMS} is the input ripple current as calculated in the *Design Procedure* and *Input-Capacitor Value* sections.

Light-Load Efficiency Considerations

Under light loads, the PWM operates in discontinuous mode, where the inductor current discharges to zero at some point during the switching cycle. This makes the inductor current's AC component high compared to the load current, which increases core losses and I²R losses in the output filter capacitors. For best light-load efficiency, use MOSFETs with moderate gate-charge levels, and use ferrite, MPP, or other low-loss core material.

Lossless-Inductor Current-Sensing

The DC resistance (DCR) of the inductor can be used to sense inductor current to improve the efficiency and to reduce the cost by eliminating the sense resistor. Figure 7 shows the sense circuit, where L is the inductance, R_L is the inductor DCR, RS, and CS form an RC low-pass sense network. If the time constant of the inductor is equal to that of the sense network, i.e.:

$$\frac{L}{R_L} = R_S C_S$$

then the voltage across C_S becomes

$$V_{S} = R_{L} \times I_{L}$$

where IL is the inductor current.

Determine the required sense-resistor value using the equation given in the *Current-Sense Resistor Value* section. Choose an inductor with DCR equal or greater than the sense resistor value. If the DCR is greater than the sense-resistor value, use a divider to scale down the voltage. Use the maximum inductance and minimum DCR to get the maximum possible inductor time constant. Select R_S and C_S so that the maximum sense network time constant is equal or greater than the maximum inductor time constant.




Figure 7. Lossless Inductor Current Sensing

Reduced Output Capacitance Application


In applications where higher output ripple is acceptable, lower output capacitance or higher ESR output capacitors can be used. In such cases, cycle-by-cycle stability is maintained by adding feedforward compensation to offset for the increased output ESR. Figure 8 shows the addition of the feedforward compensation circuit. CFB provides noise filtering, RFF is the feedforward resistor and C_{LX} provides DC blocking. Use 100pF for CFB and C_{LX}. Select RFF according to the equation below:

$$\mathsf{R}_{\mathsf{FF}} \le \frac{4 \times \mathsf{R3} \times \mathsf{L} \times \mathsf{f}}{\mathsf{ESR}}$$

Set the value for RFF close to the calculation. Do not make RFF too small as that will introduce too much feedforward, possibly causing an overvoltage to be seen at the feedback pin, and changing the mode of operation to a voltage mode.

PC Board Layout Considerations

Good PC board layout is required in order to achieve specified noise, efficiency, and stability performance. The PC board layout artist must be given explicit instructions, preferably a pencil sketch showing the placement of power-switching components and highcurrent routing. A ground plane is essential for optimum



MIXIM

Figure 8. Adding Feedforward Compensation

MAX1901/MAX1902/MAX1904

26

performance. In most applications, the circuit will be located on a multilayer board, and full use of the four or more copper layers is recommended. Use the top layer for high-current connections, the bottom layer for quiet connections (REF, SS, GND), and the inner layers for an uninterrupted ground plane. Use the following stepby-step guide:

- 1) Place the high-power components (Figure 1, C1, C3, C4, Q1, Q2, L1, and R1) first, with their grounds adjacent.
 - Priority 1: Minimize current-sense resistor trace lengths and ensure accurate current sensing with Kelvin connections (Figure 9).
 - Priority 2: Minimize ground trace lengths in the high-current paths (discussed below).
 - Priority 3: Minimize other trace lengths in the high current paths.

Use >5mm-wide traces

CIN to high-side MOSFET drain: 10mm max length

Rectifier diode cathode to low-side MOSFET: 5mm max length

LX node (MOSFETs, rectifier cathode, inductor): 15mm max length

Ideally, surface-mount power components are butted up to one another with their ground terminals almost touching. These high-current grounds are then connected to each other with a wide filled zone of top-layer copper so they don't go through vias. The resulting top layer "subground-plane" is connected to the normal inner-layer ground plane at the output ground terminals, which ensures that the IC's analog ground is sensing at the supply's output terminals without interference from IR drops






Figure 9. Kelvin Connections for the Current-Sense Resistors

and ground noise. Other high-current paths should also be minimized, but focusing primarily on short ground and current-sense connections eliminates about 90% of all PC board layout problems.

- 2) Place the IC and signal components. Keep the main switching nodes (LX nodes) away from sensitive analog components (current-sense traces and REF capacitor). Place the IC and analog components on the opposite side of the board from the powerswitching node. **Important:** the IC must be no more than 10mm from the current-sense resistors. Keep the gate-drive traces (DH_, DL_, and BST_) shorter than 20mm and route them away from CSH_, CSL_, and REF.
- 3) Use a single-point star ground where the input ground trace, power ground (sub-ground-plane), and normal ground plane meet at the supply's output ground terminal. Connect both IC ground pins and all IC bypass capacitors to the normal ground plane.











Figure 11. Dual 6A Notebook Computer Power Supply

Selector Guide

DEVICE	AUXILLARY OUTPUT	SECONDARY FEEDBACK	OVER/UNDERVOLTAGE PROTECTION
MAX1901	None (SECFB input)	Selectable (STEER pin)	Yes
MAX1902	12V Linear Regulator	Feeds into the 5V SMPS	Yes
MAX1904	None (SECFB input)	Selectable (STEER pin)	No




Pin Configurations

MAX1901/MAX1902/MAX1904


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

PKG.	16L 5x5		20L 5x5		28L 5x5			32L 5x5			PKG.		D2			E2			
YMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T1655-1	3.00	3.10	3.20	3.00	3.10	3.20
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	T2055-2	3.00	3.10	3.20	3.00	3.10	3.20
A3		0.20 REF).20 REF			0.20 REF	F.).20 REF		T2855-1		3.25				3.35
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	T2855-2		2.70				2.80
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	T3255-2	3.00	3.10	3.20	3.00	3.10	3.20
Е	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10							
е		0.80 BS	C.		0.65 BSC) .		0.50 BS	C.		0.50 BS0	Ċ.							
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-							
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50							
Ν		16			20			28			32								
ND		4			5			7			8								
NE İ		4			5			7			8								
												-							
		WHHB			WHHC			WHHD-	-1		WHHD	-2							
EDEC EDEC DIME ALL D N IS T THE 1 SPP-C	THE TOTA TERMINA 012. DET	WHHB	IN MILLI BER OF T NTIFIER TERMIN	METERS ERMINA AND TEI AL #1 ID	FORM TC 3. ANGLE LS. RMINAL M	S ARE IN NUMBER	N DEGR	-1994. REES. DNVENTI	ON SHA	E LOCAT	FORM T	O JESD 95 HIN THE	-1						
EDEC EDEC DIMEI ALL D ALL D ALL D SPP-C ZONE DIMEI	THE TOTA TERMINA 12. DET	WHHB IG & TOLI DNS ARE AL NUME AL #1 IDE TAILS OF TED. THE APPLIES	IN MILLI BER OF T NTIFIER TERMIN TERMIN	METERS ERMINA AND TEI AL #1 ID IAL #1 ID	FORM TC S. ANGLE LS. RMINAL M ENTIFIEF DENTIFIE	S ARE IN NUMBER R ARE OI R MAY E	N DEGR	-1994. REES. DNVENTI AL, BUT N IER A MC	ION SHA MUST B DLD OR	E LOCAT MARKEI	FORM T IED WITH D FEATU	O JESD 95 HIN THE	-1						
EDEC EDEC DIMEI ALL D ALL D SPP-C ZONE CONE FROM	IMENSIC THE TOTA TERMINA 12. DET INDICAT NSION b I TERMIN	WHHB IG & TOLI DNS ARE AL NUME AL #1 IDE TAILS OF TED. THE APPLIES	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID IAL #1 II TALLIZEI	FORM TC 3. ANGLE LS. RMINAL N ENTIFIEF DENTIFIE D TERMIN	S ARE IN NUMBER R ARE OI R MAY E NAL AND	N DEGR RING CO PTIONA BE EITH IS MEA	-1994. REES. DNVENTI AL, BUT M IER A MC ASURED	ON SHA AUST B DLD OR BETWE	E LOCAT MARKEI EEN 0.25	FORM T TED WITH D FEATU mm ANE	O JESD 95 HIN THE RE.	-1						
EDEC EDEC DIMEI ALL D ALL D N IS T SPP-C ZONE DIMEI FROM ND AN	IMENSIC THE TOTA TERMINA 12. DET INDICAT NSION b I TERMIN ND NE RI	WHHB IG & TOLI DNS ARE AL NUME AL #1 IDE FAILS OF TED. THE APPLIES NAL TIP.	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID JAL #1 ID JAL #1 ID TALLIZED MBER C	FORM TC 3. ANGLE LS. RMINAL N ENTIFIEF DENTIFIE D TERMIN	S ARE IN NUMBER R ARE OF R MAY E NAL AND NALS OM	N DEGR RING CO PTIONA BE EITH I IS MEA	-1994. REES. DNVENTI AL, BUT M IER A MC ASURED	ON SHA AUST B DLD OR BETWE	E LOCAT MARKEI EEN 0.25	FORM T TED WITH D FEATU mm ANE	O JESD 95 HIN THE RE.							
EDEC EDEC I DIMEI ALL D I ALL D I ALL D SPP-C ZONE DIMEI FROM ND AN . DEPC	IMENSIC THE TOTA TERMINA 12. DET INDICAT NSION 6 I TERMIN ND NE RI PULATIC	WHHB IG & TOLI DNS ARE AL NUME AL #1 IDE TAILS OF TED. THE APPLIES NAL TIP. EFER TO	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID JAL #1 ID JAL #1 ID TALLIZED MBER CO N A SYM	FORM TC 3. ANGLE LS. RMINAL N ENTIFIEF DENTIFIE D TERMIN OF TERMIN	S ARE IN NUMBER R ARE OI R MAY E NAL AND NALS ON AL FASH	N DEGR RING CC PTIONA BE EITH I IS MEA N EACH HON.	-1994. REES. DNVENTI AL, BUT N IER A MC ASURED I D AND B	ION SHA MUST B DLD OR BETWE E SIDE I	E LOCAT MARKEI EEN 0.25 RESPEC	FORM TO FED WITH D FEATU mm ANE TIVELY.	O JESD 95 HIN THE RE.		Ί ν Ι					
EDEC . DIMEI . ALL D . N IS T THE 1 SPP-C ZONE DIMEI FROM . DEPC . COPL . DRAV	IMENSIC THE TOTA TERMINA 112. DET INDICA NSION b 1 TERMIN ND NE RI PULATIC ANARITY VING CO	WHHB IG & TOLI DNS ARE AL NUME AL #1 IDE TALS OF TED. THE APPLIES NAL TIP. EFER TO DN IS PO	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET THE NU SSIBLE I STO THE STO JED	METERS ERMINA AND TEI AL #1 ID JAL #1 ID TALLIZEI MBER C N A SYN E EXPO EC MO2	FORM TC S. ANGLE LS. RMINAL N ENTIFIEF DENTIFIE D TERMIN METRIC, SED HEA 20.	S ARE IN NUMBER R ARE OI R MAY E NAL AND NALS ON AL FASH	N DEGR RING CC PTIONA BE EITH I IS MEA N EACH HON.	-1994. REES. DNVENTI AL, BUT N IER A MC ASURED I D AND B	ION SHA MUST B DLD OR BETWE E SIDE I	E LOCAT MARKEI EEN 0.25 RESPEC	FORM TO FED WITH D FEATU mm ANE TIVELY.	O JESD 95 HIN THE RE.	PROPR		MATION				

MAX1901/MAX1902/MAX1904

 $C \frac{2}{2}$

21-0140

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA $\,$ 94086 408-737-7600 $_{-}$

- © 2003 Maxim Integrated Products
- Printed USA

is a registered trademark of Maxim Integrated Products.