### **Absolute Maximum Ratings**

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	IN, PGOOD to GND	0.3V to +6V
EN, COMP, FB, SS/REFIN, SKIP to GND0.3V to (V <sub>IN</sub> + 0.3V) LX Current (Note 1)5A to +5A	LX to GND	0.3V to $(V_{IN} + 0.3V)$
LX Current (Note 1)5A to +5A	LX to GND	1V to $(V_{IN} + 0.3V)$ for 50ns
,	EN, COMP, FB, SS/REFIN, SKIP to	o GND0.3V to $(V_{IN} + 0.3V)$
Output Short-Circuit DurationContinuous	LX Current (Note 1)	5A to +5A
	Output Short-Circuit Duration	Continuous

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
9-Bump WLP Multilayer Board	
(derate 14.1mW/°C above $T_A = +70$ °C)	1127mW
Operating Temperature Range	-40°C to +85°C
Operating Junction Temperature (Note 2)	+105°C
Storage Temperature Range6	5°C to +150°C
Soldering Temperature (reflow)	+260°C

- **Note 1:** LX has internal clamp diodes to GND and IN. Applications that forward bias these diodes should not exceed the IC's package power dissipation limits.
- Note 2: Limit the junction temperature to +105°C for continuous operation at maximum output current.

### **Package Thermal Characteristics (Note 3)**

WLP

Note 3: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **Electrical Characteristics**

 $(V_{IN} = 5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted, typical values are at } T_A = +25^{\circ}C.)$  (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
IN Voltage Range	V <sub>IN</sub>		2.7		5.5	V	
IN Shutdown Supply Current		V <sub>EN</sub> = 0V		0.2	2	μ <b>A</b>	
IN Supply Current	I <sub>IN</sub>	$V_{EN}$ = 5V, $V_{FB}$ = 0.65V, no switching		1.56	2.3	mA	
V <sub>IN</sub> Undervoltage Lockout Threshold		LX starts switching, V <sub>IN</sub> rising		2.6	2.7	V	
V <sub>IN</sub> Undervoltage Lockout Hysteresis		LX stops switching, V <sub>IN</sub> falling		200		mV	
ERROR AMPLIFIER							
Transconductance	9м∨			1.5		mS	
Voltage Gain	A <sub>VEA</sub>			90		dB	
FB Set-Point Accuracy	$V_{FB}$	Over line, load, and temperature	594	600	606	mV	
FB Input Bias Current	I <sub>FB</sub>	V <sub>FB</sub> = 0.6V	-500		+500	nA	
COMP to Current-Sense Transconductance	9мс			18		A/V	
COMP Clamp Low		V <sub>FB</sub> = 0.65V, V <sub>SS</sub> = 0.6V		0.94		V	
POWER SWITCHES							
LX On-Resistance, High-Side pMOS				30		mΩ	
LX On-Resistance, Low-Side nMOS				18		mΩ	
High-Side Switch Current-Limit Threshold	I <sub>HSCL</sub>			4		А	
Low-Side Switch Sink Current- Limit Threshold				4		А	


### **Electrical Characteristics (continued)**

 $(V_{IN} = 5V, T_A = -40$ °C to +85°C, unless otherwise noted, typical values are at  $T_A = +25$ °C.) (Note 4)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low-Side Switch Source Current- Limit Threshold				4		А
LX Leakage Current		V <sub>EN</sub> = 0V			10	μ <b>A</b>
RMS LX Output Current			2			Α
OSCILLATOR			•			•
Switching Frequency	f <sub>SW</sub>		850	1000	1150	kHz
Maximum Duty Cycle	D <sub>MAX</sub>		94	95.8		%
Minimum Controllable On-Time				70		ns
Slope Compensation Ramp Valley				1.15		V
Slope Compensation Ramp Amplitude	V <sub>SLOPE</sub>	Extrapolated to 100% duty cycle		320		mV
ENABLE			·			
EN Input High Threshold Voltage		V <sub>EN</sub> rising			1.45	V
EN Input Low Threshold Voltage		V <sub>EN</sub> falling	0.4			V
EN Input Leakage Current		V <sub>EN</sub> = 5V		0.025		μ <b>A</b>
SKIP Input Leakage Current		V <sub>SKIP</sub> = V <sub>EN</sub> = 5V		25		μ <b>A</b>
SOFT-START, PREBIAS, REFIN						
Soft-Start Current	I <sub>SS</sub>	V <sub>SS/REFIN</sub> = 0.45V, sourcing		10		μ <b>A</b>
SS/REFIN Discharge Resistance	R <sub>SS</sub>	I <sub>SS/REFIN</sub> = 10mA, sinking		8.3		Ω
SS/REFIN Prebias Mode Stop Voltage		V <sub>SS/REFIN</sub> rising		0.58		V
External Reference Input Range			0		V <sub>IN</sub> - 1.8	V
HICCUP						
Number of Consecutive Current- Limit Events to Hiccup				8		Events
Timeout				1024		Clock Cycles
POWER-GOOD OUTPUT						
PGOOD Threshold		V <sub>FB</sub> rising	0.535	0.555	0.575	V
PGOOD Threshold Hysteresis		V <sub>FB</sub> falling		28		mV
PGOOD V <sub>OL</sub>		$I_{PGOOD} = 5mA, V_{FB} = 0.5V$		20	60	mV
PGOOD Leakage		$V_{PGOOD}$ = 5V, $V_{FB}$ = 0.65V		0.013		μ <b>A</b>
THERMAL SHUTDOWN						
Thermal Shutdown Threshold				150		°C
Thermal Shutdown Hysteresis		Temperature falling		20		°C


**Note 4:** Specifications are 100% production tested at TA = +25°C. Limits over the operating temperature range are guaranteed by design and characterization.


### **Typical Operating Characteristics**





### **Typical Operating Characteristics (continued)**



















### **Typical Operating Characteristics (continued)**



















### **Typical Operating Characteristics (continued)**

















### **Typical Operating Characteristics (continued)**






# **Pin Configuration**



### **Pin Description**

BUMP	NAME	FUNCTION
A1	GND	Analog Ground/Low-Side Switch Source Terminal. Connect to the PCB copper plane at one point near the input bypass capacitor return terminal.
A2	LX	Inductor Connection. Connect LX to the switched side of the inductor. LX is high impedance when the IC is in shutdown mode.
А3	IN	Input Power Supply. Input supply range is from 2.7V to 5.5V. Bypass with a minimum 10µF ceramic capacitor to GND. See Figures 5 and 6.
B1	COMP	Voltage Error-Amplifier Output. Connect the necessary compensation network from COMP to GND. See the Closing the Loop: Designing the Compensation Circuitry section.
B2	SKIP	Skip-Mode Input. Connect to EN to select skip mode or leave unconnected for normal operation.
В3	EN	Enable Input. EN is a digital input that turns the regulator on and off. Drive EN high to turn on the regulator. Connect to IN for always-on operation.
C1	FB	Feedback Input. Connect FB to the center tap of an external resistor-divider from the output to GND to set the output voltage from 0.6V up to 94% of V <sub>IN</sub> .
C2	SS/REFIN	Soft-Start/External Voltage Reference Input. Connect a capacitor from SS/REFIN to GND to set the startup time. See the <i>Setting the Soft-Start Time</i> section for details on setting the soft-start time. Apply a voltage reference from 0V to V <sub>IN</sub> - 1.5V to drive soft-start externally.
СЗ	PGOOD	Open-Drain Power-Good Output. PGOOD goes high when FB is above 555mV and pulls low if FB is below 527mV.

### **Block Diagram**



### **Detailed Description**

The MAX15053 high-efficiency, current-mode switching regulator can deliver up to 2A of output current. The MAX15053 provides output voltages from 0.6V to 0.94 x VIN from 2.7V to 5.5V input supplies, making the device ideal for on-board point-of-load applications.

The MAX15053 delivers current-mode control architecture using a high gain transconductance error amplifier. The current-mode control architecture facilitates easy compensation design and ensures cycle-by-cycle current limit with fast response to line and load transients.

The MAX15053 features a 1MHz fixed switching frequency, allowing for all-ceramic capacitor designs and fast transient responses. The high operating frequency minimizes the size of external components. The MAX15053 is available in a 1.5mm x 1.5mm (3 x 3 array) x 0.5mm pitch WLP package.

The MAX15053 offers a selectable skip-mode functionality to reduce current consumption and achieve a higher efficiency at light output loads. The low  $R_{DS(ON)}$  integrated switches  $(30m\Omega$  high-side and  $18m\Omega$  low-side, typ) ensure high efficiency at heavy loads while minimizing critical inductances, making the layout design a much simpler task with respect to discrete solutions. Utilizing a simple layout and footprint assures first-pass success in new designs.

The MAX15053 features 1MHz  $\pm 15\%$ , factory-trimmed, fixed-frequency PWM mode operation. The MAX15053 also offers capacitor-programmable, soft-start reducing inrush current, startup into PREBIAS operation, and a PGOOD open-drain output for sequencing with other devices.

#### Controller Function—PWM Logic

The controller logic block is the central processor that determines the duty cycle of the high-side MOSFET under different line, load, and temperature conditions. Under normal operation, where the current-limit and temperature protection are not triggered, the controller logic block takes the output from the PWM comparator and generates the driver signals for both high-side and low-side MOSFETs. The control logic block controls the break-before-make logic and all the necessary timing.

The high-side MOSFET turns on at the beginning of the oscillator cycle and turns off when the COMP voltage crosses the internal current-mode ramp waveform, which is the sum of the slope compensation ramp and the current-mode ramp derived from inductor current (current-sense block). The high-side MOSFET also turns off if the maximum duty cycle is 94%, or when the current limit is

reached. The low-side MOSFET turns on for the remainder of the oscillation cycle.

#### Starting into a Prebiased Output

The MAX15053 can soft-start into a prebiased output without discharging the output capacitor. In safe prebiased startup, both low-side and high-side MOSFETs remain off to avoid discharging the prebiased output. PWM operation starts when the voltage on SS/REFIN crosses the voltage on FB.

The MAX15053 can start into a prebiased voltage higher than the nominal set point without abruptly discharging the output. Forced PWM operation starts when the SS/REFIN voltage reaches 0.58V (typ), forcing the converter to start. In case of prebiased output, below or above the output nominal set point, if low-side sink current-limit threshold (set to the reduced value of -0.4A (typ) for the first 32 clock cycles and then set to -4A typ) is reached, the low-side switch turns off before the end of the clock period, and the high-side switch turns on until one of the following conditions is satisfied:

- High-side source current hits the reduced high-side current limit (0.4A, typ); in this case, the high-side switch is turned off for the remaining time of the clock period.
- The clock period ends. Reduced high-side current limit is activated to recirculate the current into the high-side power switch rather than into the internal high-side body diode, which could be damaged. Low-side sink current limit is provided to protect the low-side switch from excessive reverse current during prebiased operation.

In skip mode operation, the prebias output needs to be lower than the set point.

#### **Enable Input**

The MAX15053 features independent device enable control and power-good signal that allow for flexible power sequencing. Drive the enable input (EN) high to enable the regulator, or connect EN to IN for always-on operation. Power-good (PGOOD) is an open-drain output that asserts when VFB is above 555mV (typ), and deasserts low if VFB is below 527mV (typ).

#### Programmable Soft-Start (SS/REFIN)

The MAX15053 utilizes a soft-start feature to slowly ramp up the regulated output voltage to reduce input inrush current during startup. Connect a capacitor from SS/REFIN to GND to set the startup time (see the Setting the Soft-Start Time section for capacitor selection details).

#### **Error Amplifier**

A high-gain error amplifier provides accuracy for the voltage-feedback loop regulation. Connect the necessary compensation network between COMP and GND (see the *Compensation Design Guidelines* section). The erroramplifier transconductance is 1.5mS (typ). COMP clamp low is set to 0.94V (typ), just below the slope ramp compensation valley, helping COMP to rapidly return to the correct set point during load and line transients.

#### **PWM Comparator**

The PWM comparator compares COMP voltage to the current-derived ramp waveform (LX current to COMP voltage transconductance value is 18A/V typ). To avoid instability due to subharmonic oscillations when the duty cycle is around 50% or higher, a slope compensation ramp is added to the current-derived ramp waveform. The compensation ramp slope (0.3V x 1MHz = 0.3V/µs) is equivalent to half the inductor current downslope in the worst case (load 2A, current ripple 30% and maximum duty-cycle operation of 94%). The slope compensation ramp valley is set to 1.15V (typ).

#### **Overcurrent Protection and Hiccup**

When the converter output is shorted or the device is overloaded, each high-side MOSFET current-limit event (4A typ) turns off the high-side MOSFET and turns on the low-side MOSFET. On each current-limit event a 3-bit counter is incremented. The counter is reset after three consecutive high-side MOSFETs turn on without reaching current limit. If the current-limit condition persists, the counter fills up reaching eight events. The control logic then discharges SS/REFIN, stops both high-side and low-side MOSFETs, and waits for a hiccup period (1024 clock cycles typ) before attempting a new soft-start sequence. The hiccup mode is also enabled during soft-start time.

#### **Thermal-Shutdown Protection**

The MAX15053 contains an internal thermal sensor that limits the total power dissipation to protect the device in the event of an extended thermal fault condition. When the die temperature exceeds +150°C (typ), the thermal sensor shuts down the device, turning off the DC-DC converter to allow the die to cool. After the die temperature falls by 20°C (typ), the device restarts, following the soft-start sequence.

#### Skip Mode Operation

The MAX15053 operates in skip mode when SKIP is connected to EN. When in skip mode, LX output becomes high impedance when the inductor current falls below

200mA (typ). The inductor current does not become negative. If during a clock cycle the inductor current falls below the 200mA threshold (during off-time), the low side turns off. At the next clock cycle, if the output voltage is above set point, the PWM logic keeps both high-side and low-side MOSFETs off. If instead the output voltage is below the set point, the PWM logic drives the high-side on for a minimum fixed on-time (300ns typ). In this way the system can skip cycles, reducing frequency of operations, and switches only as needed to service load at the cost of an increase in output voltage ripple (see the *Skip Mode Frequency and Output Ripple* section). In skip mode, power dissipation is reduced and efficiency is improved at light loads because power MOSFETs do not switch at every clock cycle.

### **Applications Information**

### **Setting the Output Voltage**

The MAX15053 output voltage is adjustable from 0.6V up to 94% of V<sub>IN</sub> by connecting FB to the center tap of a resistor-divider between the output and GND (Figure 1). Choose R1 and R2 so that the DC errors due to the FB input bias current ( $\pm 500$ nA) do not affect the output voltage accuracy. With lower value resistors, the DC error is reduced, but the amount of power consumed in the resistor-divider increases. A typical value for R2 is 10k $\Omega$ , but values between 5k $\Omega$  and 50k $\Omega$  are acceptable. Once R2 is chosen, calculate R1 using:

$$R1 = R2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right)$$

where the feedback threshold voltage,  $V_{FB}$  = 0.6V (typ). When regulating for an output of 0.6V in skip mode, short FB to OUT and keep R2 connected from FB to GND.

#### Inductor Selection

A high-valued inductor results in reduced inductor ripple current, leading to a reduced output ripple voltage. However, a high-valued inductor results in either a larger physical size or a high series resistance (DCR) and a lower saturation current rating. Typically, choose an inductor value to produce a current ripple equal to 30% of load current. Choose the inductor with the following formula:

$$L = \frac{V_{OUT}}{f_{SW} \times LIR \times I_{LOAD}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

where f<sub>SW</sub> is the internally fixed 1MHz switching frequency, and LIR is the desired inductor current ratio (typically




Figure 1. Peak Current-Mode Regulator Transfer Model

set to 0.3). In addition, the peak inductor current,  $IL_PK$ , must always be below the minimum high-side current-limit value, IHSCL, and the inductor saturation current rating,  $IL_SAT$ .

Ensure that the following relationship is satisfied:

$$I_{L\_PK} = I_{LOAD} + \frac{1}{2}\Delta I_{L} < min(I_{HSCL}, I_{L\_SAT})$$

#### **Input Capacitor Selection**

The input capacitor reduces the peak current drawn from the input power supply and reduces switching noise in the device. The total input capacitance must be equal to or greater than the value given by the following equation to keep the input ripple voltage within the specification and minimize the high-frequency ripple current being fed back to the input source:

$$C_{IN} = \frac{I_{LOAD}}{f_{SW} \times \Delta V_{IN\_RIPPLE}} \times \frac{V_{OUT}}{V_{IN}}$$

where  $\Delta V_{IN\_RIPPLE}$  is the maximum-allowed input ripple voltage across the input capacitors and is recommended to be less than 2% of the minimum input voltage, fSW is

the switching frequency (1MHz), and ILOAD is the output load. The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source, but are instead shunted through the input capacitor.

The input capacitor must meet the ripple current requirement imposed by the switching currents. The RMS input ripple current is given by:

$$I_{RIPPLE} = \left\lceil \frac{\sqrt{V_{OUT} \times \left(V_{IN} - V_{OUT}\right)}}{V_{IN}} \right\rceil I_{LOAD}$$

where IRIPPLE is the input RMS ripple current.

### **Output Capacitor Selection**

The key selection parameters for the output capacitor are capacitance, ESR, ESL, and voltage rating. The parameters affect the overall stability, output ripple voltage, and transient response of the DC-DC converter. The output ripple occurs due to variations in the charge stored in the output capacitor, the voltage drop due to the capacitor's ESR, and the voltage drop due to the capacitor's

ESL. Estimate the output-voltage ripple due to the output capacitance, ESR, and ESL as follows:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR\_COUT} + \frac{1}{8 \times f_{SW} \times C_{OUT}}\right)$$

For ceramic capacitors, ESR contribution is negligible:

$$R_{ESR\_OUT} << \frac{1}{8 \times f_{SW} \times C_{OUT}}$$

For tantalum or electrolytic capacitors, ESR contribution is dominant:

$$R_{ESR\_OUT} >> \frac{1}{8 \times f_{SW} \times C_{OUT}}$$

Use these equations for initial output-capacitor selection. Determine final values by testing a prototype or an evaluation circuit. A smaller ripple current results in less output-voltage ripple. Since the inductor ripple current is a factor of the inductor value, the output-voltage ripple decreases with larger inductance. Use ceramic capacitors for low ESR and low ESL at the switching frequency of the converter. The ripple voltage due to ESL is negligible when using ceramic capacitors.

Load-transient response also depends on the selected output capacitance. During a load transient, the output instantly changes by ESR x \( \Display \text{ILOAD} \). Before the controller can respond, the output deviates further, depending on the inductor and output capacitor values. After a short time, the controller responds by regulating the output voltage back to the predetermined value.

Use higher Cout values for applications that require light load operation or transition between heavy load and light load, triggering skip mode, causing output undershooting or overshooting. When applying the load, limit the output undershoot by sizing COUT according to the following formula:

$$C_{OUT} \cong \frac{\Delta I_{LOAD}}{3f_{CO} \times \Delta V_{OUT}}$$

where  $\Delta I_{LOAD}$  is the total load change, fco is the regulator unity-gain bandwidth (or zero crossover frequency), and  $\Delta V_{OUT}$  is the desired output undershooting. When removing the load and entering skip mode, the device cannot control output overshooting, since it has no sink current capability; see the Skip Mode Frequency and Output Ripple section to properly size Cout.

### Skip Mode Frequency and Output Ripple

In skip mode, the switching frequency (fSKIP) and output ripple voltage (VOUT-RIPPLE) shown in Figure 2 are calculated as follows:

ton is a fixed time (300ns, typ); the peak inductor current reached is:

$$I_{SKIP-LIMIT} = \frac{V_{IN} - V_{OUT}}{L} \times t_{ON}$$




Figure 2. Skip Mode Waveform

tOFF1 is the time needed for inductor current to reach the zero-current crossing limit (~ 0A):

$$t_{OFF1} = \frac{L \times I_{SKIP-LIMIT}}{V_{OLIT}}$$

During toN and toFF1, the output capacitor stores a charge equal to (see Figure 2):

$$\Delta Q_{OUT} = \frac{L \times \left(I_{SKIP-LIMIT} - I_{LOAD}\right)^2 \times \left(\frac{1}{V_{IN} - V_{OUT}} + \frac{1}{V_{OUT}}\right)}{2}$$

During toff2 (= n x tck, number of clock cycles skipped), output capacitor loses this charge:

$$t_{OFF2} = \frac{\Delta Q_{OUT}}{I_{LOAD}} \Rightarrow$$

$$t_{OFF2} = \frac{L \times (I_{SKIP-LIMIT} - I_{LOAD})^2 \times \left(\frac{1}{V_{IN} - V_{OUT}} + \frac{1}{V_{OUT}}\right)}{2 \times I_{LOAD}}$$

Finally, frequency in skip mode is:

$$f_{SKIP} = \frac{1}{t_{ON} + t_{OFF1} + t_{OFF2}}$$

Output ripple in skip mode is:

$$\begin{aligned} & \text{Vout-RIPPLE} = \text{V}_{\text{COUT-RIPPLE}} + \text{V}_{\text{ESR-RIPPLE}} \\ & = \frac{\left( \text{I}_{\text{SKIP-LIMIT}} - \text{I}_{\text{LOAD}} \right) \times \text{t}_{\text{ON}}}{C_{\text{OUT}}} \\ & + \text{R}_{\text{ESR,COUT}} \times \left( \text{I}_{\text{SKIP-LIMIT}} - \text{I}_{\text{LOAD}} \right) \\ & \text{V}_{\text{OUT-RIPPLE}} = \left[ \frac{\text{L} \times \text{I}_{\text{SKIP-LIMIT}}}{C_{\text{OUT}} \times \left( \text{V}_{\text{IN}} - \text{V}_{\text{OUT}} \right)} + \text{R}_{\text{ESR,COUT}} \right] \\ & \times \left( \text{I}_{\text{SKIP-LIMIT}} - \text{I}_{\text{LOAD}} \right) \end{aligned}$$

To limit output ripple in skip mode, size Cout based on the above formula. All the above calculations are applicable only in skip mode.

#### **Compensation Design Guidelines**

The MAX15053 uses a fixed-frequency, peak-current-mode control scheme to provide easy compensation and fast transient response. The inductor peak current is monitored on a cycle-by-cycle basis and compared to the COMP voltage (output of the voltage error amplifier). The regulator's duty cycle is modulated based on the inductor's peak current value. This cycle-by-cycle control of the inductor current

emulates a controlled current source. As a result, the inductor's pole frequency is shifted beyond the gain bandwidth of the regulator. System stability is provided with the addition of a simple series capacitor-resistor from COMP to GND. This pole-zero combination serves to tailor the desired response of the closed-loop system. The basic regulator loop consists of a power modulator (comprising the regulator's pulse-width modulator, current sense and slope compensation ramps, control circuitry, MOSFETs, and inductor), the capacitive output filter and load, an output feedback divider, and a voltage-loop error amplifier with its associated compensation circuitry. See Figure 1.

The average current through the inductor is expressed as:

$$\overline{I_{L}} = G_{MOD} \times \overline{V_{COMP}}$$

where  $\overline{I_L}$  is the average inductor current and  $G_{MOD}$  is the power modulator's transconductance.

For a buck converter:

$$\overline{V_{OUT}} = R_{LOAD} \times \overline{I_L}$$

where RLOAD is the equivalent load resistor value. Combining the above two relationships, the power modulator's transfer function in terms of  $\overline{V_{OUT}}$  with respect to  $\overline{V_{COMP}}$  is:

$$\frac{\overline{V_{OUT}}}{\overline{V_{COMP}}} = \frac{R_{LOAD} \times \overline{I_L}}{\overline{I_L}} = R_{LOAD} \times G_{MOD}$$

The peak current-mode controller's modulator gain is attenuated by the equivalent divider ratio of the load resistance and the current-loop gain's impedance.  $G_{\mbox{\scriptsize MOD}}$  becomes:

$$G_{MOD}(DC) = g_{MC} \times \frac{1}{\left\{1 + \frac{R_{LOAD}}{f_{SW} \times L} \times \left[K_S \times (1-D) - 0.5\right]\right\}}$$

where  $R_{LOAD} = V_{OUT}/I_{OUT}(MAX)$ ,  $f_{SW}$  is the switching frequency, L is the output inductance, D is the duty cycle  $(V_{OUT}/V_{IN})$ , and  $K_S$  is a slope compensation factor calculated from the following equation:

$$K_S = 1 + \frac{S_{SLOPE}}{S_N} = 1 + \frac{V_{SLOPE} \times f_{SW} \times L \times g_{MC}}{(V_{IN} - V_{OUT})}$$

where:

$$S_{SLOPE} = \frac{V_{SLOPE}}{t_{SW}} = V_{SLOPE} \times f_{SW}$$
$$S_{N} = \frac{(V_{IN} - V_{OUT})}{L \times g_{MC}}$$




Figure 3. Asymptotic Loop Response of Current-Mode Regulator

As previously mentioned, the power modulator's dominant pole is a function of the parallel effects of the load resistance and the current-loop gain's equivalent impedance:

$$f_{PMOD} = \frac{1}{2\pi \times C_{OUT} \times \left[ ESR + \left( \frac{1}{R_{LOAD}} + \frac{\left[ K_{S} \times (1-D) - 0.5 \right]}{f_{SW} \times L} \right)^{-1} \right]}$$

And knowing that the ESR is typically much smaller than the parallel combination of the load and the current loop:

$$\begin{split} \text{ESR} << & \left( \frac{1}{R_{\text{LOAD}}} + \frac{\left[ K \times (1-D) - 0.5 \right]}{f_{\text{SW}} \times L} \right) \\ f_{\text{PMOD}} \approx & \frac{1}{2\pi \times C_{\text{OUT}} \times \left( \frac{1}{R_{\text{LOAD}}} + \frac{\left[ K_{\text{S}} \times (1-D) - 0.5 \right]}{f_{\text{SW}} \times L} \right)^{-1}} \end{split}$$

which can be expressed as:

$$f_{PMOD} \approx \frac{1}{2\pi \times C_{OLIT} \times R_{LOAD}} + \frac{\left[K_{S} \times (1-D) - 0.5\right]}{2\pi \times f_{SW} \times L \times C_{OLIT}}$$

**Note:** Depending on the application's specifics, the amplitude of the slope compensation ramp could have a significant impact on the modulator's dominate pole. For low duty-cycle applications, it provides additional damping (phase lag) at/near the crossover frequency (see the *Closing the Loop: Designing the Compensation Circuitry* section). There is no equivalent effect on the power modulator zero, f<sub>ZMOD</sub>.

$$f_{ZMOD} = f_{ZESR} = \frac{1}{2\pi \times C_{OUT} \times ESR}$$

The effect of the inner current loop at higher frequencies is modeled as a double-pole (complex conjugate) frequency term, G<sub>SAMPLING</sub>(s), as shown:

$$G_{SAMPLING}(s) = \frac{1}{\frac{s^2}{(\pi \times f_{SW})^2} + \frac{s}{\pi \times f_{SW} \times Q_C} + 1}$$

where the sampling effect quality factor,  $Q_C$ , is:

$$Q_{C} = \frac{1}{\pi \times \left[K_{S} \times (1-D) - 0.5\right]}$$

And the resonant frequency is:

$$\omega$$
SAMPLING(s) =  $\pi \times fSW$ 

or:

$$f_{SAMPLING} = \frac{f_{SW}}{2}$$

Having defined the power modulator's transfer function, the total system transfer can be written as follows (see Figure 3):

$$Gain(s) = G_{FF}(s) \times G_{EA}(s) \times G_{MOD}(DC) \times G_{FILTER}(s) \times G_{SAMPLING}(s)$$

where:

$$G_{FF}(s) = \frac{R2}{R1 + R2} \times \frac{(sC_{FF}R1 + 1)}{[sC_{FF}(R1 || R2) + 1]}$$

Leaving CFF empty, GFF(s) becomes:

$$G_{FF}(s) = \frac{R2}{R1 + R2}$$

Also:

Also.
$$G_{EA}(s) = 10^{A} V_{EA}(dB)/20 \times \frac{(sC_{C}R_{C} + 1)}{sC_{C}\left(R_{C} + \frac{10^{A} V_{EA}(dB)/20}{g_{MV}}\right) + 1}$$

which simplifies to:

$$G_{EA}(s) = 10^{A} v_{EA}(dB)/20 \times \frac{(sC_{C}R_{C} + 1)}{\left[sC_{C}\left(\frac{10^{A} v_{EA}(dB)/20}{g_{MV}}\right) + 1\right]}$$

when R<sub>C</sub> << 
$$\frac{10^{A} \text{VEA}(\text{dB})/20}{\text{gmV}}$$

$$G_{FILTER}(s) = R_{LOAD} \times \frac{\left(sC_{OUT}ESR + 1\right)}{\left(sC_{OUT}\left\{\frac{1}{R_{LOAD}} + \frac{\left[K_{S} \times (1-D) - 0.5\right]}{f_{SW} \times L}\right\}^{-1} + 1\right)}$$

The dominant poles and zeros of the transfer loop gain are shown below:

$$f_{P1} = \frac{g_{MV}}{2\pi \times 10^{A} v_{EA}(dB)/20} \times C_{C}$$

$$f_{P2} = \frac{1}{2\pi \times C_{OUT} \left\{ \frac{1}{R_{LOAD}} + \frac{\left[K_{S} \times (1-D) - 0.5\right]}{f_{SW} \times L} \right\}^{-1}}$$

$$f_{P3} = \frac{1}{2} (f_{SW})$$

$$f_{Z1} = \frac{1}{2\pi \times C_{C}R_{C}}$$

$$f_{Z2} = \frac{1}{2\pi \times C_{OUT}ESR}$$

The order of pole-zero occurrence is:

$$f_{P1} < f_{P2} \le f_{Z1} < f_{CO} \le f_{P3} < f_{Z2}$$

Under heavy load, fp2, approaches fz1. Figure 3 shows a graphical representation of the asymptotic system closed-loop response, including dominant pole and zero locations.

The loop response's fourth asymptote (in bold, Figure 3) is the one of interest in establishing the desired crossover frequency (and determining the compensation component values). A lower crossover frequency provides for stable closed-loop operation at the expense of a slower loadand line-transient response. Increasing the crossover frequency improves the transient response at the (potential) cost of system instability. A standard rule of thumb sets the crossover frequency between 1/10 and 1/5 of the switching frequency. First, select the passive power and decoupling components that meet the application's requirements. Then, choose the small-signal compensation components to achieve the desired closed-loop frequency response and phase margin as outlined in the Closing the Loop: Designing the Compensation Circuitry section.

### Closing the Loop: Designing the **Compensation Circuitry**

- 1) Select the desired crossover frequency. Choose fco approximately 1/10 to 1/5 of the switching frequency
- 2) Determine R<sub>C</sub> by setting the system transfer's fourth asymptote gain equal to unity (assuming  $f_{CO} > f_{Z1}$ , f<sub>P2</sub>, and f<sub>P1</sub>) where:

$$R_{C} = \frac{R1 + R2}{R2} \times \frac{\left(1 + \frac{R_{LOAD}K_{S}[(1-D)-0.5]}{L \times f_{SW}}\right)}{g_{MV} \times g_{MC} \times R_{LOAD}} \times 2\pi f_{CO}C_{OUT} \times$$

$$ESR + \frac{1}{\left(\frac{1}{R_{LOAD}} + \frac{K_{S}[(1-D)-0.5]}{L \times f_{SW}}\right)}$$

and where the ESR is much smaller than the parallel combination of the equivalent load resistance and the current loop impedance, e.g.,:

$$ESR << \frac{1}{\left(\frac{1}{R_{LOAD}} + \frac{K_{S}\left[\left(1-D\right) - 0.5\right]}{L \times f_{SW}}\right)}$$

Rc becomes:

$$R_{C} = \frac{R1 + R2}{R2} \times \frac{2\pi f_{CO} \times C_{OUT}}{g_{MV} \times g_{MC}}$$

Determine C<sub>C</sub> by selecting the desired first system zero, f<sub>Z1</sub>, based on the desired phase margin.
 Typically, setting f<sub>Z1</sub> below 1/5 of f<sub>CO</sub> provides sufficient phase margin.

$$f_{Z1} = \frac{1}{2\pi \times C_C R_C} \le \frac{f_{CO}}{5}$$

therefore:

$$C_C \ge \frac{5}{2\pi \times f_{CO} \times R_C}$$

4) For low duty-cycle applications, the addition of a phase-leading capacitor (CFF in Figure 1) helps mitigate the phase lag of the damped half-frequency double pole. Adding a second zero near to but below the desired crossover frequency increases both the closed-loop phase margin and the regulator's unitygain bandwidth (crossover frequency). Select the capacitor as follows:

$$C_{FF} = \frac{1}{2\pi \times f_{CO} \times (R1||R2)}$$

This guarantees the additional phase-leading zero occurs at a frequency lower than  $f_{\mbox{CO}}$  from:

$$f_{PHASE\_LEAD} = \frac{1}{2\pi \times C_{FF} \times R1}$$

Using CFF the zero-pole order is adjusted as follows:

$$\begin{split} f_{P1} < f_{P2} \leq f_{Z1} < \frac{1}{2\pi C_{FF}R1} < \frac{1}{2\pi C_{FF}(R1 || \, R2)} \approx \\ f_{CO} \leq f_{P3} < f_{Z2} \end{split}$$

Confirm the desired operation of  $C_{FF}$  empirically. The phase lead of  $C_{FF}$  diminishes as the output voltage is a smaller multiple of the reference voltage, e.g., below about 1V. Do not use  $C_{FF}$  when  $V_{OUT} = V_{FB}$ .

#### **Setting the Soft-Start Time**

The soft-start feature ramps up the output voltage slowly, reducing input inrush current during startup. Size the Css capacitor to achieve the desired soft-start time, tss, using:

$$C_{SS} = \frac{I_{SS} \times I_{SS}}{V_{FB}}$$

ISS, the soft-start current, is  $10\mu A$  (typ) and VFB, the output feedback voltage threshold, is 0.6V (typ). When using large  $C_{OUT}$  capacitance values, the high-side current limit can trigger during the soft-start period. To ensure the correct soft-start time, tss, choose Css large enough to satisfy:

$$C_{SS} \gg C_{OUT} \times \frac{V_{OUT} \times I_{SS}}{(I_{HSCL} - I_{OUT}) \times V_{EB}}$$

IHSCL is the typical high-side MOSFET current-limit value.

An external tracking reference with steady-state value between 0V and V<sub>IN</sub> - 1.8V can be applied to SS/REFIN. In this case, connect an RC network from external tracking reference and SS/REFIN, as shown in Figure 4. The recommended value for RSS is approximately  $1 \text{k}\Omega$ . RSS is needed to ensure that, during hiccup period, SS/REFIN can be internally pulled down.

When an external reference is connected to SS/REFIN, the soft-start must be provided externally.




Figure 4. RC Network for External Reference at SS/REFIN




Figure 5. Application Circuit for PWM Mode Operation

### **Power Dissipation**

The MAX15053 is available in a 9-bump WLP package and can dissipate up to 1127mW at  $T_A = +70^{\circ}C$ . When the die temperature exceeds +150°C, the thermal-shutdown protection is activated (see the *Thermal-Shutdown Protection* section).

#### **Layout Procedure**

Careful PCB layout is critical to achieve clean and stable operation. It is highly recommended to duplicate the MAX15053 Evaluation Kit layout for optimum performance. If deviation is necessary, follow these guidelines for good PCB layout:

1) Connect the signal and ground planes at a single point immediately adjacent to the GND bump of the IC.

- Place capacitors on IN and SS/REFIN as close as possible to the IC and the corresponding pad using direct traces.
- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current short and minimize the loop area formed by LX, the output capacitors, and the input capacitors.
- 4) Connect IN, LX, and GND separately to a large copper area to help cool the IC to further improve efficiency.
- 5) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close as possible to the IC.
- 6) Route high-speed switching nodes (such as LX) away from sensitive analog areas (such as FB and COMP).





Figure 6. Application Circuit for Skip Mode Operation

### **Typical Operating Circuit**



# **Chip Information**

PROCESS: BiCMOS

### **Package Information**

For the latest package outline information and land patterns, go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
9 WLP	W91E1Z+1	21-0508	Refer to Application Note 1891

### MAX15053

# High-Efficiency, 2A, Current-Mode Synchronous, Step-Down Switching Regulator

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/10	Initial release	
1	3/11	Revised Package Information section.	_
2	7/11	Changed the 1.65mm x 1.65mm, 9-bump package information to 1.5mm x 1.5mm, 9-bump package information. Inserted <i>Typical Operating Circuit</i> on page one.	1, 11
3	4/15	Updated Benefits and Features section	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.