

TABLE OF CONTENTS

FEATURES SUMMARY	1
SUMMARY DESCRIPTION	4
SIGNAL DESCRIPTION	5
Serial Data Output (Q)	5
Serial Data Input (D)	5
Serial Clock (C)	5
Chip Select (\overline{S})	5
Hold (\overline{HOLD})	5
Write Protect (\overline{W})	5
CONNECTING TO THE SPI BUS	6
SPI Modes	7
OPERATING FEATURES	8
Power-up	8
Device Internal Reset	8
Power-down	8
Active Power and Standby Power Modes	8
Hold Condition	8
Status Register	9
WIP bit	9
WEL bit	9
BP1, BP0 bits	9
SRWD bit	9
Data Protection and Protocol Control	9
MEMORY ORGANIZATION	10
INSTRUCTIONS	11
Write Enable (WREN)	11
Write Disable (WRDI)	12
Read Status Register (RDSR)	13
WIP bit	13
WEL bit	13
BP1, BP0 bits	13
SRWD bit	13
Write Status Register (WRSR)	14
Read from Memory Array (READ)	16
Write to Memory Array (WRITE)	17
DELIVERY STATE	18
Initial Delivery State	18

MAXIMUM RATING.....	19
DC AND AC PARAMETERS.....	20
PACKAGE MECHANICAL	33
PART NUMBERING	37
REVISION HISTORY.....	38

SUMMARY DESCRIPTION

These electrically erasable programmable memory (EEPROM) devices are accessed by a high speed SPI-compatible bus. The memory array is organized as 2048 x 8 bit (M95160), and 1024 x 8 bit (M95080).

The device is accessed by a simple serial interface that is SPI-compatible. The bus signals are C, D and Q, as shown in Table 2. and Figure 2.

The device is selected when Chip Select (\overline{S}) is taken Low. Communications with the device can be interrupted using Hold (HOLD).

Figure 2. Logic Diagram





Figure 3. 8-pin Package Connections (Top View)



Note: See PACKAGE MECHANICAL section for package dimensions, and how to identify pin-1.

Table 2. Signal Names

C	Serial Clock
D	Serial Data Input
Q	Serial Data Output
\overline{S}	Chip Select
\overline{W}	Write Protect
\overline{HOLD}	Hold
VCC	Supply Voltage
VSS	Ground

SIGNAL DESCRIPTION

During all operations, V_{CC} must be held stable and within the specified valid range: $V_{CC}(\min)$ to $V_{CC}(\max)$.

All of the input and output signals must be held High or Low (according to voltages of V_{IH} , V_{OH} , V_{IL} or V_{OL} , as specified in Table 14. to Table 19.). These signals are described next.

Serial Data Output (Q). This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

Serial Data Input (D). This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of Serial Clock (C).

Serial Clock (C). This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C).

Chip Select (\overline{S}). When this input signal is High, the device is deselected and Serial Data Output (Q) is at high impedance. Unless an internal Write cycle is in progress, the device will be in the Stand-by Power mode. Driving Chip Select (\overline{S}) Low selects the device, placing it in the Active Power mode.

After Power-up, a falling edge on Chip Select (\overline{S}) is required prior to the start of any instruction.

Hold (\overline{HOLD}). The Hold (\overline{HOLD}) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To start the Hold condition, the device must be selected, with Chip Select (\overline{S}) driven Low.

Write Protect (\overline{W}). The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register).

This pin must be driven either High or Low, and must be stable during all write instructions.

CONNECTING TO THE SPI BUS

These devices are fully compatible with the SPI protocol.


All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select (\bar{S}) goes Low.

All output data bytes are shifted out of the device, most significant bit first. The Serial Data Output

(Q) is latched on the first falling edge of the Serial Clock (C) after the instruction (such as the Read from Memory Array and Read Status Register instructions) have been clocked into the device.

Figure 4. shows three devices, connected to an MCU, on an SPI bus. Only one device is selected at a time, so only one device drives the Serial Data Output (Q) line at a time, all the others being high impedance.

Figure 4. Bus Master and Memory Devices on the SPI Bus



- Note:
1. The Write Protect (\bar{W}) and Hold (\overline{HOLD}) signals should be driven, High or Low as appropriate.
 2. These pull-up resistors, R, ensure that the M95080 and M95160 are not selected if the Bus Master leaves the \bar{S} line in high-impedance state (example: during the Master reset sequence).

SPI Modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:

- CPOL=0, CPHA=0
- CPOL=1, CPHA=1


For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data

is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in Figure 5., is the clock polarity when the bus master is in Stand-by mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)

Figure 5. SPI Modes Supported



OPERATING FEATURES

Power-up

When the power supply is turned on, V_{CC} rises from V_{SS} to V_{CC} .

During this time, the Chip Select (\overline{S}) must be allowed to follow the V_{CC} voltage. It must not be allowed to float, but should be connected to V_{CC} via a suitable pull-up resistor.

As a built-in safety feature, Chip Select (\overline{S}) is edge sensitive as well as level sensitive. After Power-up, the device does not become selected until a falling edge has first been detected on Chip Select (\overline{S}). This ensures that Chip Select (\overline{S}) must have been High, prior to going Low to start the first operation.

Device Internal Reset

In order to prevent inadvertent Write operations during Power-up, a Power On Reset (POR) circuit is included. At Power-up (continuous rise up of V_{CC}), the device will not respond to any instruction until the V_{CC} has reached the Power On Reset threshold voltage (this threshold is lower than the minimum V_{CC} operating voltage defined in Tables 10, 11 and 13). When V_{CC} has passed over the POR threshold, the device is reset and is the following state:

- Standby Power mode
- deselected (after Power-up, a falling edge is required on Chip Select (\overline{S}) before any instructions can be started).
- not in the Hold Condition

Status register state:

- the Write Enable Latch (WEL) is reset to 0
- Write In Progress (WIP) is reset to 0

The SRWD, BP1 and BP0 bits of the Status Register are unchanged from the previous power-down (they are non-volatile bits).

Prior to selecting and issuing instructions to the memory, a valid and stable V_{CC} voltage must be applied. This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t_W).

At Power-down (continuous decay of V_{CC}), as soon as V_{CC} drops from the normal operating voltage, below the Power On Reset threshold voltage, the device stops responding to any instruction sent to it.

Power-down

At Power-down, the device must be deselected and in Standby Power mode (i.e. no internal Write cycle in progress). Chip Select (\overline{S}) should be allowed to follow the voltage applied on V_{CC} .

Active Power and Standby Power Modes

When Chip Select (\overline{S}) is Low, the device is selected, and in the Active Power mode. The device consumes I_{CC} , as specified in Table 14. to Table 19.

When Chip Select (\overline{S}) is High, the device is deselected. If an Erase/Write cycle is not currently in progress, the device then goes into the Standby Power mode, and the device consumption drops to I_{CC1} .

Hold Condition

The Hold (\overline{HOLD}) signal is used to pause any serial communications with the device without resetting the clocking sequence.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To enter the Hold condition, the device must be selected, with Chip Select (\overline{S}) Low.

Normally, the device is kept selected, for the whole duration of the Hold condition. Deselecting the device while it is in the Hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress.

The Hold condition starts when the Hold (\overline{HOLD}) signal is driven Low at the same time as Serial Clock (C) already being Low.

The Hold condition ends when the Hold (\overline{HOLD}) signal is driven High at the same time as Serial Clock (C) already being Low.

Status Register

Figure 6. shows the position of the Status Register in the control logic of the device. The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions.


WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.

BP1, BP0 bits. The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions.

SRWD bit. The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect (\overline{W}) signal. The Status Register Write Disable (SRWD) bit and Write Protect (\overline{W}) signal allow the device to be put in the Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits.

Table 3. Status Register Format



Data Protection and Protocol Control

Non-volatile memory devices can be used in environments that are particularly noisy, and within ap-

plications that could experience problems if memory bytes are corrupted. Consequently, the device features the following data protection mechanisms:

- Write and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
 - Power-up
 - Write Disable (WRDI) instruction completion
 - Write Status Register (WRSR) instruction completion
 - Write (WRITE) instruction completion
- The Block Protect (BP1, BP0) bits allow part of the memory to be configured as read-only. This is the Software Protected Mode (SPM).
- The Write Protect (\overline{W}) signal allows the Block Protect (BP1, BP0) bits to be protected. This is the Hardware Protected Mode (HPM).

For any instruction to be accepted, and executed, Chip Select (\overline{CS}) must be driven High after the rising edge of Serial Clock (C) for the last bit of the instruction, and before the next rising edge of Serial Clock (C).

Two points need to be noted in the previous sentence:

- The 'last bit of the instruction' can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for Read Status Register (RDSR) and Read (READ) instructions).
- The 'next rising edge of Serial Clock (C)' might (or might not) be the next bus transaction for some other device on the SPI bus.


Table 4. Write-Protected Block Size

Status Register Bits		Protected Block	Array Addresses Protected	
BP1	BP0		M95160	M95080
0	0	none	none	none
0	1	Upper quarter	0600h - 07FFh	0300h - 03FFh
1	0	Upper half	0400h - 07FFh	0200h - 03FFh
1	1	Whole memory	0000h - 07FFh	0000h - 03FFh

MEMORY ORGANIZATION

The memory is organized as shown in [Figure 6](#).

Figure 6. Block Diagram



INSTRUCTIONS

Each instruction starts with a single-byte code, as summarized in [Table 5](#).

If an invalid instruction is sent (one not contained in [Table 5](#)), the device automatically deselects itself.

Table 5. Instruction Set


Instruction	Description	Instruction Format
WREN	Write Enable	0000 0110
WRDI	Write Disable	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read from Memory Array	0000 0011
WRITE	Write to Memory Array	0000 0010

Write Enable (WREN)

The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device.

As shown in [Figure 7](#), to send this instruction to the device, Chip Select (\overline{S}) is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for the device to be deselected, by Chip Select (\overline{S}) being driven High.

Figure 7. Write Enable (WREN) Sequence



Write Disable (WRDI)

One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device.


As shown in Figure 8., to send this instruction to the device, Chip Select (\overline{S}) is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D).

The device then enters a wait state. It waits for a the device to be deselected, by Chip Select (\overline{S}) being driven High.

The Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events:

- Power-up
- WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion.

Figure 8. Write Disable (WRDI) Sequence



Read Status Register (RDSR)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 9.

The status and control bits of the Status Register are as follows:


WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write or Write Status Register instruction is accepted.

BP1, BP0 bits. The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected against Write (WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.

SRWD bit. The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect (\overline{W}) signal. The Status Register Write Disable (SRWD) bit and Write Protect (\overline{W}) signal allow the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to 1, and Write Protect (\overline{W}) is driven Low). In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

Figure 9. Read Status Register (RDSR) Sequence



Write Status Register (WRSR)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (\overline{S}) Low, followed by the instruction code and the data byte on Serial Data Input (D).

The instruction sequence is shown in [Figure 10](#).

The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the Status Register. b6, b5 and b4 are always read as 0.

Chip Select (\overline{S}) must be driven High after the rising edge of Serial Clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (\overline{S}) is driven High, the self-timed Write Status Register cycle (whose duration is t_{W}) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress

(WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in [Table 3](#).

The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Write Disable (SRWD) bit in accordance with the Write Protect (\overline{W}) signal. The Status Register Write Disable (SRWD) bit and Write Protect (\overline{W}) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

The contents of the Status Register Write Disable (SRWD) and Block Protect (BP1, BP0) bits are frozen at their current values from just before the start of the execution of Write Status Register (WRSR) instruction. The new, updated, values take effect at the moment of completion of the execution of Write Status Register (WRSR) instruction.

Table 6. Protection Modes

\overline{W} Signal	SRWD Bit	Mode	Write Protection of the Status Register	Memory Content	
				Protected Area ⁽¹⁾	Unprotected Area ⁽¹⁾
1	0	Software Protected (SPM)	Status Register is Writable (if the WREN instruction has set the WEL bit) The values in the BP1 and BP0 bits can be changed	Write Protected	Ready to accept Write instructions
0	0				
1	1	Hardware Protected (HPM)	Status Register is Hardware write protected The values in the BP1 and BP0 bits cannot be changed	Write Protected	Ready to accept Write instructions
0	1				

Note: 1. As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in [Table 6](#).

The protection features of the device are summarized in [Table 4](#).

When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction, regardless of whether Write Protect (\overline{W}) is driven High or Low.

When the Status Register Write Disable (SRWD) bit of the Status Register is set to 1, two cases

need to be considered, depending on the state of Write Protect (\overline{W}):

- If Write Protect (\overline{W}) is driven High, it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction.
- If Write Protect (\overline{W}) is driven Low, it is *not* possible to write to the Status Register *even* if the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction. (Attempts to write to the

Status Register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect (BP1, BP0) bits of the Status Register, are also hardware protected against data modification.

Regardless of the order of the two events, the Hardware Protected Mode (HPM) can be entered:

- by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (\overline{W}) Low
- or by driving Write Protect (\overline{W}) Low after setting the Status Register Write Disable (SRWD) bit.

The only way to exit the Hardware Protected Mode (HPM) once entered is to pull Write Protect (\overline{W}) High.


If Write Protect (\overline{W}) is permanently tied High, the Hardware Protected Mode (HPM) can never be activated, and only the Software Protected Mode (SPM), using the Block Protect (BP1, BP0) bits of the Status Register, can be used.

Table 7. Address Range Bits

Device	M95160	M95080
Address Bits	A10-A0	A9-A0

Note: b15 to b11 are Don't Care on the M95160.
b15 to b10 are Don't Care on the M95080.

Figure 10. Write Status Register (WRSR) Sequence



Read from Memory Array (READ)

As shown in Figure 11., to send this instruction to the device, Chip Select (\overline{S}) is first driven Low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q).

If Chip Select (\overline{S}) continues to be driven Low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.


When the highest address is reached, the address counter rolls over to zero, allowing the Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.

The Read cycle is terminated by driving Chip Select (\overline{S}) High. The rising edge of the Chip Select (\overline{S}) signal can occur at any time during the cycle.

The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.

Figure 11. Read from Memory Array (READ) Sequence



Note: Depending on the memory size, as shown in Table 7., the most significant address bits are Don't Care.

Write to Memory Array (WRITE)

As shown in Figure 12., to send this instruction to the device, Chip Select (\overline{S}) is first driven Low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data Input (D).

The instruction is terminated by driving Chip Select (\overline{S}) High at a byte boundary of the input data. In the case of Figure 12., this occurs after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. The self-timed Write cycle starts, and continues for a period t_{WC} (as specified in Table 22. to Table 25.), at the end of which the Write in Progress (WIP) bit is reset to 0.


If, though, Chip Select (\overline{S}) continues to be driven Low, as shown in Figure 13., the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle.

Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If the number of data bytes sent to the device exceeds the page boundary, the internal address counter rolls over to the beginning of the page, and the previous data there are overwritten with the incoming data. (The page size of these devices is 32 bytes).

The instruction is not accepted, and is not executed, under the following conditions:


- if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
- if a Write cycle is already in progress
- if the device has not been deselected, by Chip Select (\overline{S}) being driven High, at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in)
- if the addressed page is in the region protected by the Block Protect (BP1 and BP0) bits.

Figure 12. Byte Write (WRITE) Sequence



Note: Depending on the memory size, as shown in Table 7., the most significant address bits are Don't Care.

Figure 13. Page Write (WRITE) Sequence



Note: Depending on the memory size, as shown in Table 7., the most significant address bits are Don't Care.

DELIVERY STATE

Initial Delivery State

The device is delivered with the memory array set at all 1s (FFh). The Status Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.

MAXIMUM RATING

Stressing the device outside the ratings listed in [Table 8](#) may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of

this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 8. Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
T_A	Ambient Operating Temperature	-40	130	
T_{STG}	Storage Temperature	-65	150	°C
T_{LEAD}	Lead Temperature during Soldering	See note ⁽¹⁾		°C
V_O	Output Voltage	-0.50	$V_{CC}+0.6$	V
V_I	Input Voltage	-0.50	6.5	V
V_{CC}	Supply Voltage	-0.50	6.5	V
V_{ESD}	Electrostatic Discharge Voltage (Human Body model) ⁽²⁾	-4000	4000	V

Note: 1. Compliant with JEDEC Std J-STD-020C (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU

2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500Ω, R2=500Ω)

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measure-

ment Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 9. Operating Conditions (M95160 and M95080)

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.5	V
T_A	Ambient Operating Temperature (Device Grade 6)	-40	85	°C
	Ambient Operating Temperature (Device Grade 3)	-40	125	°C

Table 10. Operating Conditions (M95160-W and M95080-W)

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply Voltage	2.5	5.5	V
T_A	Ambient Operating Temperature (Device Grade 6)	-40	85	°C
	Ambient Operating Temperature (Device Grade 3)	-40	125	°C

Table 11. Operating Conditions (M95160-R and M95080-R)

Symbol	Parameter	Min. ¹	Max. ¹	Unit
V_{CC}	Supply Voltage	1.8	5.5	V
T_A	Ambient Operating Temperature	-40	85	°C

Note: 1. This product is under development. For more information, please contact your nearest ST sales office.

Table 12. Operating Conditions (M95160-S and M95080-S)

Symbol	Parameter	Min. ¹	Max. ¹	Unit
V_{CC}	Supply Voltage	1.65	5.5	V
T_A	Ambient Operating Temperature	-40	85	°C

Note: 1. This product is under development. For more information, please contact your nearest ST sales office.

Table 13. AC Measurement Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
C_L	Load Capacitance		30		pF
	Input Rise and Fall Times			50	ns
	Input Pulse Voltages	0.2V _{CC} to 0.8V _{CC}			V
	Input and Output Timing Reference Voltages	0.3V _{CC} to 0.7V _{CC}			V

Note: Output Hi-Z is defined as the point where data out is no longer driven.

Figure 14. AC Measurement I/O Waveform




Table 14. Capacitance

Symbol	Parameter	Test Condition	Min.	Max.	Unit
C_{OUT}	Output Capacitance (Q)	$V_{OUT} = 0V$		8	pF
C_{IN}	Input Capacitance (D)	$V_{IN} = 0V$		8	pF
	Input Capacitance (other pins)	$V_{IN} = 0V$		6	pF

Note: Sampled only, not 100% tested, at $T_A=25^{\circ}C$ and a frequency of 5MHz.

Table 15. DC Characteristics (M95160 and M95080, Device Grade 3)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I_{LI}	Input Leakage Current	$V_{IN} = V_{SS} \text{ or } V_{CC}$		± 2	μA
I_{LO}	Output Leakage Current	$\overline{S} = V_{CC}, V_{OUT} = V_{SS} \text{ or } V_{CC}$		± 2	μA
I_{CC}	Supply Current	$C = 0.1V_{CC}/0.9V_{CC}$ at 2MHz, $V_{CC} = 5V$, Q = open, Process "Blank"		4	mA
		$C = 0.1V_{CC}/0.9V_{CC}$ at 5MHz, $V_{CC} = 5V$, Q = open, Process /W or /S		3	mA
I_{CC1}	Supply Current (Standby)	$\overline{S} = V_{CC}, V_{CC} = 5V$, $V_{IN} = V_{SS} \text{ or } V_{CC}$, Process "Blank"		10	μA
		$\overline{S} = V_{CC}, V_{CC} = 5V$, $V_{IN} = V_{SS} \text{ or } V_{CC}$, Process /W or /S		5	μA
V_{IL}	Input Low Voltage		-0.45	$0.3 V_{CC}$	V
V_{IH}	Input High Voltage		$0.7 V_{CC}$	$V_{CC}+1$	V
$V_{OL}^{(1)}$	Output Low Voltage	$I_{OL} = 2mA, V_{CC} = 5V$		0.4	V
$V_{OH}^{(1)}$	Output High Voltage	$I_{OH} = -2mA, V_{CC} = 5V$	$0.8 V_{CC}$		V

Note: 1. For all 5V range devices, the device meets the output requirements for both TTL and CMOS standards.

Table 16. DC Characteristics (M95160 and M95080, Device Grade 6)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I_{LI}	Input Leakage Current	$V_{IN} = V_{SS} \text{ or } V_{CC}$		± 2	μA
I_{LO}	Output Leakage Current	$\overline{S} = V_{CC}, V_{OUT} = V_{SS} \text{ or } V_{CC}$		± 2	μA
I_{CC}	Supply Current	$C = 0.1V_{CC}/0.9V_{CC}$ at 5MHz, $V_{CC} = 5V$, Q = open, Process L		4	mA
		$C = 0.1V_{CC}/0.9V_{CC}$ at 10MHz, $V_{CC} = 5V$, Q = open, Process W or SA		5	mA
		$C = 0.1V_{CC}/0.9V_{CC}$ at 20MHz, $V_{CC} = 5V$, Q = open, Process GB or SB ⁽²⁾		10	mA
I_{CC1}	Supply Current (Standby)	$\overline{S} = V_{CC}, V_{CC} = 5V$, $V_{IN} = V_{SS} \text{ or } V_{CC}$, Process L		10	μA
		$\overline{S} = V_{CC}, V_{CC} = 5V$, $V_{IN} = V_{SS} \text{ or } V_{CC}$, Process W or SA		2	μA
		$\overline{S} = V_{CC}, V_{CC} = 5V$, $V_{IN} = V_{SS} \text{ or } V_{CC}$, Process GB or SB ⁽²⁾		2	μA
V_{IL}	Input Low Voltage		-0.45	$0.3 V_{CC}$	V
V_{IH}	Input High Voltage		$0.7 V_{CC}$	$V_{CC}+1$	V
$V_{OL}^{(1)}$	Output Low Voltage	$I_{OL} = 2 \text{ mA}, V_{CC} = 5V$		0.4	V
$V_{OH}^{(1)}$	Output High Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = 5V$	$0.8 V_{CC}$		V

Note: 1. For all 5V range devices, the device meets the output requirements for both TTL and CMOS standards.

2. Preliminary data

Table 17. DC Characteristics (M95160-W and M95080-W, Device Grade 3)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I_{LI}	Input Leakage Current	$V_{IN} = V_{SS}$ or V_{CC}		± 2	μA
I_{LO}	Output Leakage Current	$\overline{S} = V_{CC}$, $V_{OUT} = V_{SS}$ or V_{CC}		± 2	μA
I_{CC}	Supply Current	$C = 0.1V_{CC}/0.9V_{CC}$ at 2MHz, $V_{CC} = 2.5V$, Q = open, Process "Blank"		5	mA
		$C = 0.1V_{CC}/0.9V_{CC}$ at 5MHz, $V_{CC} = 2.5V$, Q = open, Process /W or /S		2	mA
I_{CC1}	Supply Current (Standby)	$\overline{S} = V_{CC}$, $V_{CC} = 2.5V$, $V_{IN} = V_{SS}$ or V_{CC} , Process "Blank"		2	μA
		$\overline{S} = V_{CC}$, $V_{CC} = 2.5V$, $V_{IN} = V_{SS}$ or V_{CC} , Process /W or /S		2	μA
V_{IL}	Input Low Voltage		-0.45	$0.3 V_{CC}$	V
V_{IH}	Input High Voltage		$0.7 V_{CC}$	$V_{CC}+1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 1.5mA$, $V_{CC} = 2.5V$		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -0.4mA$, $V_{CC} = 2.5V$	$0.8 V_{CC}$		V

Table 18. DC Characteristics (M95160-W and M95080-W, Device Grade 6)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I_{LI}	Input Leakage Current	$V_{IN} = V_{SS}$ or V_{CC}		± 2	μA
I_{LO}	Output Leakage Current	$\overline{S} = V_{CC}$, $V_{OUT} = V_{SS}$ or V_{CC}		± 2	μA
I_{CC}	Supply Current	$C = 0.1V_{CC}/0.9V_{CC}$ at 2MHz, $V_{CC} = 2.5V$, Q = open, Process L		2	mA
		$C = 0.1V_{CC}/0.9V_{CC}$ at 5MHz, $V_{CC} = 2.5V$, Q = open, Process W or SA		2	mA
		$C = 0.1V_{CC}/0.9V_{CC}$ at 10MHz, $V_{CC} = 2.5V$, Q = open, Process GB or SB ⁽¹⁾		5	mA
I_{CC1}	Supply Current (Standby)	$\overline{S} = V_{CC}$, $V_{CC} = 2.5V$ $V_{IN} = V_{SS}$ or V_{CC} , Process L		2	μA
		$\overline{S} = V_{CC}$, $V_{CC} = 2.5V$ $V_{IN} = V_{SS}$ or V_{CC} , Process W or SA		1	μA
		$\overline{S} = V_{CC}$, $V_{CC} = 2.5V$ $V_{IN} = V_{SS}$ or V_{CC} , Process GB or SB ⁽¹⁾		1	μA
V_{IL}	Input Low Voltage		-0.45	$0.3 V_{CC}$	V
V_{IH}	Input High Voltage		$0.7 V_{CC}$	$V_{CC}+1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 1.5mA$, $V_{CC} = 2.5V$		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -0.4mA$, $V_{CC} = 2.5V$	$0.8 V_{CC}$		V

Note: 1. Preliminary data

M95160, M95080

Table 19. DC Characteristics (M95160-R and M95080-R) ⁽¹⁾

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I_{LI}	Input Leakage Current	$V_{IN} = V_{SS}$ or V_{CC}		± 2	μA
I_{LO}	Output Leakage Current	$\overline{S} = V_{CC}$, $V_{OUT} = V_{SS}$ or V_{CC}		± 2	μA
I_{CC}	Supply Current	$C = 0.1V_{CC}/0.9V_{CC}$ at 5MHz, $V_{CC} = 1.8 V$, $Q = \text{open}$		3	mA
I_{CC1}	Supply Current (Standby)	$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 1.8V$		0.5	μA
V_{IL}	Input Low Voltage		-0.45	$0.3 V_{CC}$	V
V_{IH}	Input High Voltage		$0.7 V_{CC}$	$V_{CC}+1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 0.15 \text{ mA}$, $V_{CC} = 1.8 V$		0.3	V
V_{OH}	Output High Voltage	$I_{OH} = -0.1 \text{ mA}$, $V_{CC} = 1.8 V$	$0.8 V_{CC}$		V

Note: 1. Preliminary data

Table 20. DC Characteristics (M95160-S and M95080-S) ⁽¹⁾

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I_{LI}	Input Leakage Current	$V_{IN} = V_{SS}$ or V_{CC}		± 2	μA
I_{LO}	Output Leakage Current	$\overline{S} = V_{CC}$, $V_{OUT} = V_{SS}$ or V_{CC}		± 2	μA
I_{CC}	Supply Current	$C = 0.1V_{CC}/0.9V_{CC}$ at 2MHz, $V_{CC} = 1.65 V$, $Q = \text{open}$		2	mA
I_{CC1}	Supply Current (Standby)	$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 1.65V$		0.5	μA
V_{IL}	Input Low Voltage		-0.45	$0.3 V_{CC}$	V
V_{IH}	Input High Voltage		$0.7 V_{CC}$	$V_{CC}+1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 0.15 \text{ mA}$, $V_{CC} = 1.65V$		0.3	V
V_{OH}	Output High Voltage	$I_{OH} = -0.1 \text{ mA}$, $V_{CC} = 1.65V$	$0.8 V_{CC}$		V

Note: 1. Preliminary data

Table 21. AC Characteristics (M95160 and M95080, Device Grade 3)

Test conditions specified in Table 13. and Table 9.							
Symbol	Alt.	Parameter	Process "Blank"		Process /W or /S		Unit
			Min.	Max.	Min.	Max.	
f _C	f _{SCK}	Clock Frequency	D.C.	2	D.C.	5	MHz
t _{SLCH}	t _{CSS1}	\overline{S} Active Setup Time	200		90		ns
t _{SHCH}	t _{CSS2}	\overline{S} Not Active Setup Time	200		90		ns
t _{SHSL}	t _{CS}	\overline{S} Deselect Time	200		100		ns
t _{CHSH}	t _{CSH}	\overline{S} Active Hold Time	200		90		ns
t _{CHSL}		\overline{S} Not Active Hold Time	200		90		ns
t _{CH} ⁽¹⁾	t _{CLH}	Clock High Time	200		90		ns
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	200		90		ns
t _{CLCH} ⁽²⁾	t _{RC}	Clock Rise Time		1		1	μs
t _{CHCL} ⁽²⁾	t _{FC}	Clock Fall Time		1		1	μs
t _{DVCH}	t _{DSU}	Data In Setup Time	40		20		ns
t _{CHDX}	t _{DH}	Data In Hold Time	50		30		ns
t _{HHCH}		Clock Low Hold Time after \overline{HOLD} not Active	140		70		ns
t _{HLCH}		Clock Low Hold Time after \overline{HOLD} Active	90		40		ns
t _{CLHL}		Clock Low Set-up Time before \overline{HOLD} Active	0		0		ns
t _{CLHH}		Clock Low Set-up Time before \overline{HOLD} not Active	0		0		ns
t _{SHQZ} ⁽²⁾	t _{DIS}	Output Disable Time		250		100	ns
t _{CLQV}	t _V	Clock Low to Output Valid		150		60	ns
t _{CLQX}	t _{HO}	Output Hold Time	0		0		ns
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		100		50	ns
t _{QHQL} ⁽²⁾	t _{FO}	Output Fall Time		100		50	ns
t _{HHQV}	t _{LZ}	\overline{HOLD} High to Output Valid		100		50	ns
t _{HLQZ} ⁽²⁾	t _{HZ}	\overline{HOLD} Low to Output High-Z		250		100	ns
t _W	t _{WC}	Write Time		10		5	ms

Note: 1. t_{CH} + t_{CL} must never be lower than the shortest possible clock period, 1/f_C(max).
 2. Value guaranteed by characterization, not 100% tested in production.

Table 22. AC Characteristics (M95160 and M95080, Device Grade 6)

Test conditions specified in Table 13. and Table 9.									
Symbol	Alt.	Parameter	Process L		Process W or SA		Process GB or SB ⁽³⁾		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
f _C	f _{CLK}	Clock Frequency	D.C.	5	D.C.	10	D.C.	20	MHz
t _{SLCH}	t _{CS1}	\overline{S} Active Setup Time	90		15		15		ns
t _{SHCH}	t _{CS2}	\overline{S} Not Active Setup Time	90		15		15		ns
t _{SHSL}	t _{CS}	\overline{S} Deselect Time	100		40		20		ns
t _{CHSH}	t _{CSH}	\overline{S} Active Hold Time	90		25		15		ns
t _{CHSL}		\overline{S} Not Active Hold Time	90		15		15		ns
t _{CH} ⁽¹⁾	t _{CLH}	Clock High Time	90		40		20		ns
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	90		40		20		ns
t _{CLCH} ⁽²⁾	t _{RC}	Clock Rise Time		1		1		2	μs
t _{CHCL} ⁽²⁾	t _{FC}	Clock Fall Time		1		1		2	μs
t _{DVCH}	t _{DSU}	Data In Setup Time	20		15		5		ns
t _{CHDX}	t _{DH}	Data In Hold Time	30		15		10		ns
t _{HHCH}		Clock Low Hold Time after \overline{HOLD} not Active	70		15		15		ns
t _{HLCH}		Clock Low Hold Time after \overline{HOLD} Active	40		20		15		ns
t _{CLHL}		Clock Low Set-up Time before \overline{HOLD} Active	0		0		0		ns
t _{CLHH}		Clock Low Set-up Time before \overline{HOLD} not Active	0		0		0		ns
t _{SHQZ} ⁽²⁾	t _{DIS}	Output Disable Time		100		25		20	ns
t _{CLQV}	t _V	Clock Low to Output Valid		60		35		20	ns
t _{CLQX}	t _{HO}	Output Hold Time	0		0		0		ns
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		50		20		20	ns
t _{QHQL} ⁽²⁾	t _{FO}	Output Fall Time		50		20		20	ns
t _{HHQV}	t _{LZ}	\overline{HOLD} High to Output Valid		50		25		20	ns
t _{HLQZ} ⁽²⁾	t _{HZ}	\overline{HOLD} Low to Output High-Z		100		35		20	ns
t _W	t _{WC}	Write Time		10		5		5	ms

Note: 1. t_{CH} + t_{CL} must never be lower than the shortest possible clock period, 1/f_C(max).

2. Value guaranteed by characterization, not 100% tested in production.

3. Preliminary data

Table 23. AC Characteristics (M95160-W and M95080-W, Device Grade 3)

Test conditions specified in Table 13. and Table 10.							
Symbol	Alt.	Parameter	Process "Blank"		Process /W or /S		Unit
			Min.	Max.	Min.	Max.	
f _C	f _{CLK}	Clock Frequency	D.C.	2	D.C.	5	MHz
t _{SLCH}	t _{CS1}	\overline{S} Active Setup Time	200		90		ns
t _{SHCH}	t _{CS2}	\overline{S} Not Active Setup Time	200		90		ns
t _{SHSL}	t _{CS}	\overline{S} Deselect Time	200		100		ns
t _{CHSH}	t _{CSH}	\overline{S} Active Hold Time	200		90		ns
t _{CHSL}		\overline{S} Not Active Hold Time	200		90		ns
t _{CH} ⁽¹⁾	t _{CLH}	Clock High Time	200		90		ns
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	200		90		ns
t _{CLCH} ⁽²⁾	t _{RC}	Clock Rise Time		1		1	μs
t _{CHCL} ⁽²⁾	t _{FC}	Clock Fall Time		1		1	μs
t _{DVCH}	t _{DSU}	Data In Setup Time	40		20		ns
t _{CHDX}	t _{DH}	Data In Hold Time	50		30		ns
t _{HHCH}		Clock Low Hold Time after \overline{HOLD} not Active	140		70		ns
t _{HLCH}		Clock Low Hold Time after \overline{HOLD} Active	90		40		ns
t _{CLHL}		Clock Low Set-up Time before \overline{HOLD} Active	0		0		ns
t _{CLHH}		Clock Low Set-up Time before \overline{HOLD} not Active	0		0		ns
t _{SHQZ} ⁽²⁾	t _{DIS}	Output Disable Time		250		100	ns
t _{CLQV}	t _V	Clock Low to Output Valid		150		60	ns
t _{CLQX}	t _{HO}	Output Hold Time	0		0		ns
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		100		50	ns
t _{QHQL} ⁽²⁾	t _{FO}	Output Fall Time		100		50	ns
t _{HHQV}	t _{LZ}	\overline{HOLD} High to Output Valid		100		50	ns
t _{HLQZ} ⁽²⁾	t _{HZ}	\overline{HOLD} Low to Output High-Z		250		100	ns
t _W	t _{WC}	Write Time		10		5	ms

Note: 1. t_{CH} + t_{CL} must never be lower than the shortest possible clock period, 1/f_C(max).

2. Value guaranteed by characterization, not 100% tested in production.

Table 24. AC Characteristics (M95160-W and M95080-W, Device Grade 6)

Test conditions specified in Table 13. and Table 10.									
Symbol	Alt.	Parameter	Process L		Process W or SA		Process GB or SB ⁽³⁾		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
f _C	f _{CLK}	Clock Frequency	D.C.	2	D.C.	5	D.C.	10	MHz
t _{SLCH}	t _{CS1}	\overline{S} Active Setup Time	200		90		30		ns
t _{SHCH}	t _{CS2}	\overline{S} Not Active Setup Time	200		90		30		ns
t _{SHSL}	t _{CS}	\overline{S} Deselect Time	200		100		40		ns
t _{CHSH}	t _{CSH}	\overline{S} Active Hold Time	200		90		30		ns
t _{CHSL}		\overline{S} Not Active Hold Time	200		90		30		ns
t _{CH} ⁽¹⁾	t _{CLH}	Clock High Time	200		90		40		ns
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	200		90		40		ns
t _{CLCH} ⁽²⁾	t _{RC}	Clock Rise Time		1		1		2	μs
t _{CHCL} ⁽²⁾	t _{FC}	Clock Fall Time		1		1		2	μs
t _{DVCH}	t _{DSU}	Data In Setup Time	40		20		10		ns
t _{CHDX}	t _{DH}	Data In Hold Time	50		30		10		ns
t _{HHCH}		Clock Low Hold Time after \overline{HOLD} not Active	140		70		30		ns
t _{HLCH}		Clock Low Hold Time after \overline{HOLD} Active	90		40		30		ns
t _{CLHL}		Clock Low Set-up Time before \overline{HOLD} Active	0		0		0		ns
t _{CLHH}		Clock Low Set-up Time before \overline{HOLD} not Active	0		0		0		ns
t _{SHQZ} ⁽²⁾	t _{DIS}	Output Disable Time		250		100		40	ns
t _{CLQV}	t _V	Clock Low to Output Valid		150		60		40	ns
t _{CLQX}	t _{HO}	Output Hold Time	0		0		0		ns
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		100		50		40	ns
t _{QHQL} ⁽²⁾	t _{FO}	Output Fall Time		100		50		40	ns
t _{HHQV}	t _{LZ}	\overline{HOLD} High to Output Valid		100		50		40	ns
t _{HLQZ} ⁽²⁾	t _{HZ}	\overline{HOLD} Low to Output High-Z		250		100		40	ns
t _W	t _{WC}	Write Time		10		5		5	ms

Note: 1. t_{CH} + t_{CL} must never be lower than the shortest possible clock period, 1/f_C(max).

2. Value guaranteed by characterization, not 100% tested in production.

3. Preliminary data

Table 25. AC Characteristics (M95160-R and M95080-R)

Test conditions specified in Table 13. and Table 11.					
Symbol	Alt.	Parameter	Process GB or SB ⁽³⁾		Unit
			Min.	Max.	
f _C	f _{SCK}	Clock Frequency	D.C.	5	MHz
t _{SLCH}	t _{CSS1}	\overline{S} Active Setup Time	60		ns
t _{SHCH}	t _{CSS2}	\overline{S} Not Active Setup Time	60		ns
t _{SHSL}	t _{CS}	\overline{S} Deselect Time	90		ns
t _{CHSH}	t _{CSH}	\overline{S} Active Hold Time	60		ns
t _{CHSL}		\overline{S} Not Active Hold Time	60		ns
t _{CH} ⁽¹⁾	t _{CLH}	Clock High Time	80		ns
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	80		ns
t _{CLCH} ⁽²⁾	t _{RC}	Clock Rise Time		2	μs
t _{CHCL} ⁽²⁾	t _{FC}	Clock Fall Time		2	μs
t _{DVCH}	t _{DSU}	Data In Setup Time	20		ns
t _{CHDX}	t _{DH}	Data In Hold Time	20		ns
t _{HHCH}		Clock Low Hold Time after \overline{HOLD} not Active	60		ns
t _{HLCH}		Clock Low Hold Time after \overline{HOLD} Active	60		ns
t _{CLHL}		Clock Low Set-up Time before \overline{HOLD} Active	0		0
t _{CLHH}		Clock Low Set-up Time before \overline{HOLD} not Active	0		0
t _{SHQZ} ⁽²⁾	t _{DIS}	Output Disable Time		80	ns
t _{CLQV}	t _V	Clock Low to Output Valid		80	ns
t _{CLQX}	t _{HO}	Output Hold Time	0		ns
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		80	ns
t _{QHQL} ⁽²⁾	t _{FO}	Output Fall Time		80	ns
t _{HHQV}	t _{LZ}	\overline{HOLD} High to Output Valid		80	ns
t _{HLQZ} ⁽²⁾	t _{HZ}	\overline{HOLD} Low to Output High-Z		80	ns
t _W	t _{WC}	Write Time		5	ms

Note: 1. t_{CH} + t_{CL} must never be lower than the shortest possible clock period, 1/f_C(max).

2. Value guaranteed by characterization, not 100% tested in production.

3. Preliminary data

Table 26. AC Characteristics (M95160-S and M95080-S)

Test conditions specified in Table 13. and Table 11.					
Symbol	Alt.	Parameter	Process GB or SB ⁽³⁾		Unit
			Min.	Max.	
f _C	f _{SCK}	Clock Frequency	D.C.	2	MHz
t _{SLCH}	t _{CSS1}	\overline{S} Active Setup Time	150		ns
t _{SHCH}	t _{CSS2}	\overline{S} Not Active Setup Time	150		ns
t _{SHSL}	t _{CS}	\overline{S} Deselect Time	200		ns
t _{CHSH}	t _{CSH}	\overline{S} Active Hold Time	150		ns
t _{CHSL}		\overline{S} Not Active Hold Time	150		ns
t _{CH} ⁽¹⁾	t _{CLH}	Clock High Time	200		ns
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	200		ns
t _{CLCH} ⁽²⁾	t _{RC}	Clock Rise Time		2	μs
t _{CHCL} ⁽²⁾	t _{FC}	Clock Fall Time		2	μs
t _{DVCH}	t _{DSU}	Data In Setup Time	50		ns
t _{CHDX}	t _{DH}	Data In Hold Time	50		ns
t _{HHCH}		Clock Low Hold Time after \overline{HOLD} not Active	150		ns
t _{HLCH}		Clock Low Hold Time after \overline{HOLD} Active	150		ns
t _{CLHL}		Clock Low Set-up Time before \overline{HOLD} Active	0		0
t _{CLHH}		Clock Low Set-up Time before \overline{HOLD} not Active	0		0
t _{SHQZ} ⁽²⁾	t _{DIS}	Output Disable Time		200	ns
t _{CLQV}	t _V	Clock Low to Output Valid		200	ns
t _{CLQX}	t _{HO}	Output Hold Time	0		ns
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		200	ns
t _{QHQL} ⁽²⁾	t _{FO}	Output Fall Time		200	ns
t _{HHQV}	t _{LZ}	\overline{HOLD} High to Output Valid		200	ns
t _{HLQZ} ⁽²⁾	t _{HZ}	\overline{HOLD} Low to Output High-Z		200	ns
t _W	t _{WC}	Write Time		10	ms

Note: 1. t_{CH} + t_{CL} must never be lower than the shortest possible clock period, 1/f_C(max).
 2. Value guaranteed by characterization, not 100% tested in production.
 3. Preliminary data

Figure 15. Serial Input Timing




Figure 16. Hold Timing






Figure 17. Output Timing



PACKAGE MECHANICAL

Figure 18. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Outline




Note: Drawing is not to scale.

Table 27. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
A2		1.10	1.65		0.043	0.065
B		0.33	0.51		0.013	0.020
C		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
ddd			0.10			0.004
E		3.80	4.00		0.150	0.157
e	1.27	–	–	0.050	–	–
H		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
α		0°	8°		0°	8°
N	8			8		

Figure 19. UFDFPN8 (MLP8) 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm², Package Outline




Note: 1. Drawing is not to scale.
2. The central pad (the area E2 by D2 in the above illustration) is pulled, internally, to V_{SS}. It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.

Table 28. UFDFPN8 (MLP8) 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm², Package Mechanical Data

Symbol	millimeters			inches		
	Typ.	Min.	Max.	Typ.	Min.	Max.
A	0.55	0.50	0.60	0.022	0.020	0.024
A1		0.00	0.05		0.000	0.002
b	0.25	0.20	0.30	0.010	0.008	0.012
D	2.00			0.079		
D2		1.55	1.65		0.061	0.065
ddd			0.05			0.002
E	3.00			0.118		
E2		0.15	0.25		0.006	0.010
e	0.50	–	–	0.020	–	–
L	0.45	0.40	0.50	0.018	0.016	0.020
L1			0.15			0.006
L3		0.30			0.012	
N	8			8		

Figure 20. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Outline




Note: Drawing is not to scale.

Table 29. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413
b		0.190	0.300		0.0075	0.0118
c		0.090	0.200		0.0035	0.0079
CP			0.100			0.0039
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
e	0.650	–	–	0.0256	–	–
E	6.400	6.200	6.600	0.2520	0.2441	0.2598
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
α		0°	8°		0°	8°
N	8			8		

Figure 21. TSSOP8 3x3mm² – 8 lead Thin Shrink Small Outline, 3x3mm² body size, Package Outline



Note: Drawing is not to scale.

Table 30. TSSOP8 3x3mm² – 8 lead Thin Shrink Small Outline, 3x3mm² body size, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.100			0.0433
A1		0.050	0.150		0.0020	0.0059
A2	0.850	0.750	0.950	0.0335	0.0295	0.0374
b		0.250	0.400		0.0098	0.0157
c		0.130	0.230		0.0051	0.0091
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
E	4.900	4.650	5.150	0.1929	0.1831	0.2028
E1	3.000	2.900	3.100	0.1181	0.1142	0.1220
e	0.650	–	–	0.0256	–	–
CP			0.100			0.0039
L	0.550	0.400	0.700	0.0217	0.0157	0.0276
L1	0.950			0.0374		
α		0°	6°		0°	6°
N	8			8		

PART NUMBERING

Table 31. Ordering Information Scheme

Example:	M95160	–	W	MN	6	T	P	/W
Device Type								
M95 = SPI serial access EEPROM								
Device Function								
160 = 16 Kbit (2048 x 8)								
080 = 8 Kbit (1024 x 8)								
Operating Voltage								
blank = $V_{CC} = 4.5$ to $5.5V$								
W = $V_{CC} = 2.5$ to $5.5V$								
R = $V_{CC} = 1.8$ to $5.5V$								
S = $V_{CC} = 1.65$ to $5.5V$								
Package								
MN = SO8 (150 mil width)								
DW ⁽²⁾ = TSSOP8								
DS ⁽³⁾ = TSSOP8 (3x3mm body size, MSOP)								
MB = MLP8 (UFDFPN8)								
Device Grade								
6 = Industrial temperature range, -40 to $85\text{ }^{\circ}\text{C}$.								
Device tested with standard test flow								
3 = Device tested with High Reliability Certified Flow ⁽¹⁾ .								
Automotive temperature range (-40 to $125\text{ }^{\circ}\text{C}$)								
Option								
blank = Standard Packing								
T = Tape and Reel Packing								
Plating Technology								
blank = Standard SnPb plating								
G or P = RoHS compliant								
Process⁽⁴⁾								
Blank (L) = F6SP26%								
/W or /S = F6SP36%								

- Note: 1. ST strongly recommends the use of the Automotive Grade devices for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy.
2. TSSOP8, 169 mil width, package is not available for the M95160 identified by the process identification letter L.
3. TSSOP8, 3x3mm body size, package is available for the M95080 series only.
4. Blank, /W or /S processes apply only to Range 3 devices.
For Range 6 devices, process letters (L, W, SA, SB, GA or GB) do not appear in the Ordering Information but only appear on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office.
For more information on how to identify products by the Process Identification Letter, please refer to AN2043: Serial EEPROM Device Marking.

REVISION HISTORY

Table 32. Document Revision History

Date	Rev.	Description of Revision
19-Jul-2001	1.0	Document written from previous M95640/320/160/080 datasheet
06-Feb-2002	1.1	Announcement made of planned upgrade to 10MHz clock for the 5V, –40 to 85°C, range
18-Oct-2002	1.2	TSSOP8 (3x3mm body size, MSOP8) package added
04-Nov-2002	1.3	New products, identified by the process letter W, added
13-Nov-2002	1.4	Correction to footnote in Ordering Information table
21-Nov-2003	2.0	Table of contents, and Pb-free options added. $V_{IL}(\min)$ improved to –0.45V
08-Jun-2004	3.0	MLP8 package added. Absolute Maximum Ratings for $V_{IO}(\min)$ and $V_{CC}(\min)$ improved. Soldering temperature information clarified for RoHS compliant devices. Device Grade 3 clarified, with reference to HRCF and automotive environments. Process identification letter “G” information added. SO8 narrow and TSSOP8 Package mechanical specifications updated.
07-Oct-2004	4.0	Product List summary table added. AEC-Q100-002 compliance. tHHQX corrected to tHHQV. 10MHz, 5ms Write is now the present product. $t_{CH}+t_{CL}<1/f_C$ constraint clarified
21-Sept-2005	5.0	Added 20MHz and -S product information. Removed DIP package. Info on Pull-up resistors, VCC lines and Note 2. added to Figure 4., Bus Master and Memory Devices on the SPI Bus. Device Internal Reset paragraph clarified. Packages compliant with the JEDEC Std J-STD-020C. Process info updated in DC AND AC PARAMETERS and Table 31., Ordering Information Scheme .

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
ECOPACK is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

