# **Recommended Operating Range** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	V <sub>IN</sub>		8.5 to 42	V
Error amplifier input voltage	V <sub>FB</sub>		0 to 1.6	V
Oscillatory frequency	Fosc		80 to 500	kHz

# Electrical Characteristics at Ta = 25°C, $V_{IN} = 12V$

Parameter	Symbol	Conditions	1	Ratings		
	5,50.	00.10.10	min	typ	max	Unit
Reference voltage block		1				
Internal reference voltage	Vref	Including offset of E/A	0.654	0.67	0.686	V
5V power supply	$V_{DD}$	I <sub>OUT</sub> = 0 to 5mA	4.7	5.2	5.7	V
Triangular waveform oscillator bloc	k					
Oscillation frequency	Fosc	RT=220kΩ	110	125	140	kH
Frequency variation	Fosc DV	V <sub>IN</sub> = 8.5 to 42V		1		%
Oscillation frequency fold back detection voltage	V <sub>OSC</sub> FB	FB voltage detection after SS ends		0.1		V
Oscillation frequency after fold back	FOSC FB			1/3F <sub>OSC</sub>		kH:
ON/OFF circuit block						
IC start-up voltage	V <sub>EN</sub> on		2.5	3.0	3.5	V
IC off voltage	V <sub>EN</sub> off		1.0	1.2	1.4	V
Soft start circuit block				•	•	
Soft start source current	I <sub>SS</sub> SC	EN > 3.5V	4	5	6	μΑ
Soft start sink current	I <sub>SS</sub> SK	EN < 1V, V <sub>DD</sub> = 5V		2		m/
UVLO circuit block				<u>l</u>		
UVLO lock release voltage	V <sub>UVLO</sub>			8		V
UVLO hysteresis	V <sub>UVLO</sub> H			0.7		V
Error amplifier	OVEOTI					
Input bias current	I <sub>EA</sub> IN				100	nA
Error amplifier gain	GEA		1000	1400	1800	μ <b>A</b> /
Sink output current	IEA OSK	FB = 1.0V	1000	-100		μA
Source output current	I <sub>EA</sub> OSC	FB = 0V		100		μA
Current detection amplifier gain	GISNS			1.5		p.
over current limiter circuit block	1 0.0.10					
Reference current	I <sub>LIM</sub> 1		-10%	18.5	+10%	μΑ
Over current detection comparator			-1076	10.5	+5	m\
offset voltage	V <sub>LIM</sub> OFS		-5		+5	1111
Over current detection comparator			V <sub>IN</sub> -0.45		V <sub>IN</sub>	V
common mode input range						
PWM comparator						
Input threshold voltage	Vt max	Duty cycle = DMAX	0.9	1.0	1.1	V
(F <sub>OSC</sub> =125kHz)	Vt0	Duty cycle = 0%	0.4	0.5	0.6	V
Maximum ON duty	DMAX		85	90	95	%
Output block						
Output stage ON resistance	RONH			5		Ω
(the upper side)						
Output stage ON resistance	RONL			5		Ω
(the under side)	l		242			
Output stage ON current (the upper side)	IONH		240			m/
Output stage ON current	IONI		240			m/
(the under side)	IONL		2.5			,
The whole device	•		•	l.		
Standby current	Iccs	EN < 1V			10	μΑ
Mean consumption current	ICCA	EN > 3.5V		3		m/

Continued on next page.


Continued from preceding page.


Parameter	Committee I	Conditions	Ratings			Unit	
Parameter	Symbol	Symbol Conditions		typ	max	Unit	
Security function							
Protection function operating	TSD on	* Design certification		170		°C	
temperature at high temperature							
Protection function hysteresis at high	TSD hys	* Design certification		30		°C	
temperature							

# **Package Dimensions**


unit: mm (typ)

3111A






# **Pin Assignment**




# **Block Diagram**



## **Pin Function**


Pin No.	Pin name	Description
1	FB	Error amplifier reverse input pin. By operating the converter, the voltage of this pin becomes 0.67V.  The voltage in which the output voltage is divided by an external resistance is applied to this pin. Moreover, when this pin
		voltage becomes 0.1V or less after a soft start ends, the oscillatory frequency becomes 1/3.
2	COMP	Error amplifier output pin. Connect a phase compensation circuit between this pin and GND.
3	EN	ON/OFF pin.
4	RT	Oscillation frequency setting pin. Resistance is connected with this pin between GND.
5	SW	Pin to connect with switching node. Upper part NchMOSFET external a source is connected with lower side NchMOSFET external a drain.
6	CBOOT	Bootstrap capacity connection pin. This pin becomes a GATE drive power supply of an external NchMOSFET.  Connect a bypath capacitor between CBOOT and SW.
7	HDRV	An external the upper MOSFET gate drive pin.
8	LDRV	An external the lower MOSFET gate drive pin.
9	N.C.	No connection
10	$V_{DD}$	Power supply pin for an external the lower MOS-FET gate drive.
11	GND	Ground pin. Each reference voltage is based on the voltage of the ground pin.
12	V <sub>IN</sub>	Power supply pin. This pin is monitored by UVLO function. When the voltage of this pin becomes 8V or more by UVLO function, The IC starts and the soft start function operates.
13	ILIM	Reference current pin for current detection. The sink current of about 18.5µA flows to this pin.  When a resistance is connected between this pin and V <sub>IN</sub> outside and the voltage applied to the SW pin is lower than the voltage of the terminal side of the resistance, the upper NchMOSFET is off by operating the current limiter comparator.  This operation is reset with respect to each PWM pulse.
14	SS	Pin to connect a capacitor for soft start. A capacitor for soft start is charged by using the voltage of about 5µA.  This pin ends the soft start period by using the voltage of about 1.1V and the frequency fold back function becomes active.

# I/O pin equivalent circuit chart




Continued on next page.


#### Continued from preceding page.



# Boot sequence, UVLO, and TSD operation




# Sequence of overcurrent protection



# **Sample Application Circuit**

V<sub>IN</sub>=24V, V<sub>OUT</sub>=12V, I<sub>OUT</sub>=7A, Fosc=100kHz



#### · Part selection and set

#### 1) Output voltage set

Output voltage (VOUT) is shown the equation (1).

$$V_{OUT} = (1 + \frac{R4}{R3}) \times VREF = (1 + \frac{22k\Omega}{1.3k\Omega}) \times 0.67 \text{ (typ)}$$
 [V] (1)

Ex) To set output voltage of 12V, set resistors as follows: R3=1.3k $\Omega$  and R4=22k $\Omega$ .

#### 2) Soft start set

Soft start capacitor (C5) is obtained by the equation (2).

$$C5 = \frac{ISS \times TSS}{VREF} = \frac{5\mu \times TSS}{0.67V} \quad [\mu F]$$
 (2)

ISS: Charge current value, TSS: soft start time

Ex) To set soft start time of 15ms (approx.), set C5=0.1μF.

#### 3) Overcurrent protector set

Overcurrent limit setting resistor (R5) is obtained by the equation (3).

$$R5 = \frac{Rdson \times I_L max}{I_I lim} = \frac{Rdson \times I_L max}{18.5 \mu} \quad [\Omega]$$
 (3)

IJlim: ILIM current value,

ILmax: the maximum value of coil current,

Rdson: Ron between drain and source of Q1 (upper Nch MOS FET).

Ron of ATP201  $\approx 23 \text{m}\Omega$  (when VGS=4.5V at 25°C)

Ex) To set current limit operation point to 11.3A (load current) where coil peak current value is 12A (approx.), set  $R5 = 15k\Omega$ . Set an optimum resistor taking variation of ON resistor into consideration due to temperature change and make sure to confirm it with the user's specific board. For C6, connect a capacitor of 1000pF to filter unwanted noise for the proper operation of current limiting.


#### ON resistor of FET

- \* Rdson of FET has its own temperature coefficient and the resistor becomes higher in proportion to the temperature.
- \* To set Rdson value within the range of operating temperature, it is advisable that the user confirm the data sheet by the FET supplier.

#### 4) How to set oscillation frequency

Oscillation frequency Fosc is adjustable by RT resistor as shown in the correlation chart as follows:

SW frequency setting range: 80kHz to 500kHz



#### 5) Boot strap capacitor set

For boot strap capacitor C2, use capacitor 100 times larger than Ciss of power MOSFET.

#### 6) Phase compensation set

Since LV5768M adopts current mode control, low ESR capacitor and solid polymer capacitor such as OS capacitor can be used as output capacitor with simple phase compensation.

#### \*Frequency characteristics

Frequency characteristics of LV5768M consist of the following transfer functions.

(1) Output resistor bleeder ; H<sub>R</sub>
(2) Voltage gain of error amplifier ; G<sub>VEA</sub>

Current gain (Trans conductance) ; G<sub>MEA</sub>
(3) Impedance of external phase compensation part ; Z<sub>C</sub>
(4) Current sense loop gain ; G<sub>CS</sub>
(5) Output smoothing impedance ; Z<sub>O</sub>




Fig. Current control loop of LV5768M

Closed loop gain is obtained by the equation (5)

$$G = H_R \times G_{MEA} \times Z_C \times G_{CS} \times Z_O$$

$$R5 = \frac{VREF}{VO} \times GMER \times (RC + \frac{1}{SCC}) \times GCS \times \frac{RL}{1 + SCORL}$$
 (4)

From the equation (4), the frequency characteristics of closed loop gain is given by pole fp1 which consists of output capacitor Co and output load resistor RL, zero point fz which is given by external resistor Rc and capacitor Cc of phase compensation pin COMP and pole fp2 which is given by output impedance Z<sub>O</sub> and external phase compensation capacitor Cc of error amplifier. fp1, fz, fp2 are given by the equation (5), (6) and (7).

fp1 = 
$$\frac{1}{2\pi C_0 R_L}$$
 (5), fz =  $\frac{1}{2\pi C_0 R_L}$  (6), fp2 =  $\frac{1}{2\pi \times Z_{FA} \times C_0}$  (7)

#### \*Calculation of phase compensation external constants R<sub>C</sub> and C<sub>C</sub>

In general, the frequency where closed loop gain becomes 1 (zero cross frequency fzc) should be 1/10 of the switching frequency (or 1/5 at the highest) to stabilize the operation of switching regulator.

Ex) When switching frequency of LV5768M is 100kHz:

$$fzc = \frac{100kHz}{10} \approx 10kHz \tag{8}$$

Since the closed loop gain becomes 1 with this frequency, the equation (7) = 1

$$\frac{\text{Vref}}{\text{VO}} \times \text{GMEA} \times (\text{RC} + \frac{1}{\text{SCC}}) \times \text{GCS} \frac{\text{RL}}{1 + \text{SCORL}} = 1$$
 (9)

In reality for zero cross frequency, in the impedance of phase compensation capacity, since capacity element  $\frac{1}{SCC}$ 

becomes lower enough than the resistor element R<sub>C</sub>: R<sub>C</sub> » 
$$\frac{1}{\text{SCC}}$$
 (10)

$$\frac{\text{Vref}}{\text{VO}} \times \text{GMEA} \times \text{RC} \times \frac{\text{RL}}{1 + 2\pi \times \text{fZC} \times \text{CO} \times \text{RL}} = 1 \tag{11}$$

From the equation, phase compensation external resistor  $R_C$  is obtained by the following formula. However,  $G_{CS}=0.67/Rdson=29A/V$ ,  $G_{MEA}=1400\mu A/V$ .

Given that output is 12V and load resistor is  $1.7\Omega$  (7A load):

$$\therefore R_{C} = \frac{V_{O}}{Vref} \times \frac{1}{GMEA} \times \frac{1}{GCS} \times \frac{1 + 2\pi \times f_{ZC} \times C_{O} \times R_{L}}{R_{L}}$$
(12)

$$= \frac{12}{0.67} \times \frac{1}{1400 \mu \text{A/V}} \times \frac{1}{29 \text{A/V}} \times \frac{1 + 2 \times 3.14 \times 10 \text{k} \times 1410 \mu \times 1.7}{1.7}$$

$$\approx 39 \text{k}\Omega$$
(13)

This is the external resistor value  $R_C$  obtained from this calculation (the calculation reveals that the last block where load resistor RL is inserted is  $1 \ll 2\pi \times f_{ZC} \times C_O \times R_L$ . Therefore, there is no need for depending  $R_L$ .).

When point zero  $f_Z(6)$  and pole fp1(5) are the same values, they cancel out each other. Hence, there is only one pole frequency for the phase characteristics of closed loop gain. In other words, you can obtain characteristics in which waveform is stable because the gain frequency lowers at -20dB/DEC and phase only rotates by -90 degree.

Since (6) = (5) 
$$\frac{1}{2\pi C_0 R_C} = \frac{1}{2\pi C_0 R_L}$$

$$\therefore C_C = \frac{R_L \times C_0}{R_C} = \frac{1.7 \times 1410 \mu}{39 k} = 0.062 \mu F$$
(14)

The external constant between phase compensator pin COMP and GND is obtained as such using ideal equations. In reality, stable phase constant should be defined based on testing under the entire temperature, load and input voltage range. On the other hand, such ideal value is used as starting point for the assessment. In the deliverable evaluation board, the above constants are used as initial value.  $C_C$  and  $R_C$  are defined according to conditions of transient response. If the influence of noise is significant, it is advisable to increase constant than the  $C_C$  value.

#### 7) Input capacitor selection

When switching of the IC occurs, ripple current flows into the input-side capacitor of DC-DC converter. Like input current, the more the output current flows, the more the ripple current into input side capacitor flows. Also, the lower the input voltage is, the more the duty expands. As a result, the ripple current flows more. Allow higher ripple current than the result of the equation. The capacitor of input side should be connected adjacent to the power IC and minimize the inductance from the pattern layout. Execution value is obtained by the equation (15).

$$Irip\_in = \sqrt{D(1-D)} \times I_{OUT} [Arms]$$
 (15)

D represents duty cycle defined by VOLIT/VIN.

#### 8) Output capacitor selection

If ceramic capacitor is used to output, output ripple voltage is obtained as follows since the capacitance of ESR is small.

$$Vrip = \frac{V_{OUT}}{8 \times L \times C_{O} \times f_{OSC}^{2}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad [V]$$
 (16)

Also if electrolytic capacitor is used to output, output ripple voltage is affected by ESR since the capacitance of ESR is large. In this case, output ripple voltage is obtained by the following equation.

$$Vrip = \frac{V_{IN} - V_{OUT}}{f_{OSC} \times V_{IN}} \times \frac{V_{OUT} \times R_{C}}{L} \quad [V]$$
 (17)

Since the allowable ripple current of electrolytic capacitor is lower compared to that of ceramic capacitor, the allowable ripple current value must not be exceeded. Execution value is obtained by the following equation.

Irip\_out = 
$$\frac{1}{\sqrt[2]{3}} \times \frac{V_{OUT} (V_{IN} - V_{OUT})}{L \times f_{OSC} \times V_{IN}}$$
 [Arms] (18)

It is advisable to use ceramic capacitor in combination with electrolytic capacitor to reject high frequency noise. The electrolytic capacitor can be low ESR aluminum electrolytic capacitor or polymer aluminum electrolytic capacitor.

#### 9) Inductor selection

L1: Caution is required due to the heat generation from choke coil caused by overload and load short. The inductance value is determined by output ripple voltage (Vrip) and the impedance of output capacitor for switching frequency. The minimum inductance is obtained by the equation (19).

$$L \min = \frac{V_{IN} - V_{OUT}}{f_{OSC} \times V_{IN}} \times \frac{V_{OUT} \times R_{C}}{V_{rip}} \quad [\mu H]$$
 (19)

In the above equation, ESR is used in place of the impedance of output capacitor. The reason is, the impedance of output capacitor for switching frequency is close to  $R_C$  in many cases. However with ceramic capacitor, real impedance is used instead of  $R_C$ .

Ex) $V_{IN}$ (max)=24V,  $V_{OUT}$ =12V,  $V_{rip}$ =100mV,  $R_{C}$ =9m $\Omega$ ,  $f_{OSC}$ =100kHz

L min = 
$$\frac{24V - 12V}{100k \times 24V} \times \frac{12V \times 9m}{20mV}$$
 (20)

In the actual part selection, ripple voltage is defined first, then capacitor and inductor are selected. Take the maximum value and minimum value of input voltage, output voltage and load variation into consideration. Also, the ripple current of inductor is used as basis for output inductor selection in many cases. Ripple current is obtained by the equation (21).

$$Irip = \frac{V_{IN} - V_{OUT}}{f_{OSC} \times L} \times D \quad [A]$$
 (21)

D represents duty cycle defined by VOUT/VIN.

The important term is the ripple current represented as Irip/I<sub>OUT</sub>. As long as the ripple element is less than 50%, it should not be a problem. If the ripple element is higher, inductor loss becomes significant.

$$Irip = \frac{24V - 12V}{100k \times 45\mu} \times 0.5$$
= 1.3 [A]

### 10) Power consumption of high side MOSFET

The power consumption in the external high side MOSFET is represented by conduction loss and switching loss. The conduction loss of MOSFET is obtained by the following equation (23).

$$Psat = IO^{2} \times RDS(ON) \times D \quad [W]$$
 (23)

Since RDS(ON) is affected by temperature, it is advisable to confirm the actual FET temperature and data sheet.

The switching loss of high side MOSFET is obtained by the following equation (24).

$$Psw = V_{IN} \times I_O \times t_{SW} \times f_{SW} \quad [W]$$
 (24)

IO: DC output current

tsw: Rise time of switching waveform

fsw: Switching frequency

The junction temperature of high side MOSFET is obtained by the following equation (25).

$$Tj = Ta + (Psat + Psw) \times \theta ja \quad [W]$$
 (25)

θja: Package heat resistor

Tj should not exceed the Tjmax as stated in the data sheet.

#### 11) Power consumption of low side MOSFET

The power consumption in low side MOSFET consists of conduction loss from  $R_{DS}$  (ON) as well as from body diode and reverse recovery loss. The conduction loss due to  $R_{DS}$  (ON) is obtainable by the equation (23) which is represented in the equation (26).

$$Psat = IO^{2} \times RDS(ON) \times (1-D) [W]$$
(26)

The conduction loss from body diode occurs when the body diode is conducted forwardly between high side off and low side off zone, which is represented in the equation (27).

$$Pdf = 2 \times I_O \times Vf \times tdelay \times f_{SW} \quad [W]$$
 (27)

Vf: Forward voltage of body diode

tdelay: Delay time immediately before surge of SW node

The total power consumption of low side MOSFET is obtained by the equation (28).

$$Pls = Psat + Pdf [W]$$
 (28)

### 12) Power consumption of LV5768M

The total power consumption of LV5768M is represented in the equation (29) given that the same MOSFET is selected for high side and low side.

$$Pd_ic = (2 \times Qg \times f_{SW} + I_{CCA}) \times V_{IN} [W]$$
 (29)

ICCA: IC consumption current when switching is stopped.

#### Caution for pattern layout

## C1: input capacitor

When the IC performs switching, ripple current flows into the input capacitor of DC-DC converter. The capacitor of input should be connected adjacent to the power IC and minimize the inductance from pattern layout. C1 should be connected adjacently to V<sub>IN</sub> pin of the IC and Q1 (high side FET- drain). If implementation to IC side is not feasible, insert adjacently to Q1.

C7 (bypass capacitor connected to  $V_{IN}$  pin of the IC) should be connected adjacently to  $V_{IN}$  pin and GND pin. In rare cases, intensive ringing may occur in the  $V_{IN}$  pin by connecting bypass capacitor. The recommendation value is 1000pF.

#### Q1, Q2 (D1): external FET

Both high and low sides are driven by Nch-MOSFET. In Q1, a transition of SW node takes place between  $V_{IN}$  and GND by turn on and off, where high frequency noise occurs. The noise affects the surrounding pattern layouts and parts. The high/ low side gate and SW node should be laid out as fat and short as possible without connecting all the way to HDRV, LDRV and SW pins of the IC. HDRV, LDRV and SW pins should be shielded with GND to prevent influence from noise.

When high side FET is turned on, current path is as follows:  $V_{IN} + (C1)$  --> inductor (L) -->  $V_{OUT}$  (load) --> PGND --> GND. When low side FET is turned on, current path is as follows: inductor (L) -->  $V_{OUT}$  (load) --> PGND. By minimizing the area of current path and keeping the pattern layout fat and short, noise is eliminated and error operation is prevented. Hence, Q1, Q2, D1, C1 and C9 should be implemented nearby.

## R5,C6: ILIM (overcurrent limiter set pin)

ILIM pin detects overcurrent which is used as set point where current limit comparator in the IC starts operation. The overcurrent limiter is adjustable by the resistor between I<sub>LIM</sub> pin and V<sub>IN</sub> pin. When the voltage of SW pin becomes lower than that of I<sub>LIM</sub> pin, current limit comparator functions and turns off the high side MOSFET. This operation is reset at every PWM pulse.

To filter unwanted noise, C6 should be connected in parallel to the set resistor (the recommendation is 1000pF). R5 and C6 should be implemented adjacently to the  $V_{IN}$  side of the IC. If they are apart from the  $V_{IN}$  side, detection precision for overcurrent point may be deteriorated.

Small signal system: part for FB, COMP, EN, CBOOT, VDD and SS pins.

The parts should be implemented adjacently to the IC and be connected as short as possible. Also the GND of the parts should have common GND pattern as the IC. FB pattern layout should not be under nor nearby the inductor or SW node. This must be complied to avoid error operation.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa